| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-Id: <1375735167-18031-1-git-send-email-maxime.ripard@free-electrons.com> Date: Mon, 5 Aug 2013 22:39:24 +0200 From: Maxime Ripard <maxime.ripard@...e-electrons.com> To: Mike Turquette <mturquette@...aro.org> Cc: Emilio Lopez <emilio@...pez.com.ar>, kevin.z.m.zh@...il.com, sunny@...winnertech.com, shuge@...winnertech.com, linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org, linux-sunxi@...glegroups.com, Maxime Ripard <maxime.ripard@...e-electrons.com> Subject: [PATCHv2 0/2] clk: sunxi: Add clock support for the A10s Hi, This small patchset adds support for the gates found in the Allwinner A10s SoC. Since the gates are the only clock that differ from the other supported Allwinner SoCs so far, the two patches are quite trivial. Thanks, Maxime Changes from v1: - Added missing documentation Maxime Ripard (2): clk: sunxi: Add A10s gates ARM: sun5i: dt: Use the A10s gates in the DTSI Documentation/devicetree/bindings/clock/sunxi.txt | 3 + .../bindings/clock/sunxi/sun5i-a10s-gates.txt | 75 ++++++++++++++++++++++ arch/arm/boot/dts/sun5i-a10s.dtsi | 36 ++++------- drivers/clk/sunxi/clk-sunxi.c | 15 +++++ 4 files changed, 107 insertions(+), 22 deletions(-) create mode 100644 Documentation/devicetree/bindings/clock/sunxi/sun5i-a10s-gates.txt -- 1.8.3.4 -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists