| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Date: Tue, 20 Aug 2013 10:23:49 +0200
From: Heiko Stübner <heiko@...ech.de>
To: Vinod Koul <vinod.koul@...el.com>
Cc: kgene.kim@...sung.com, Dan Williams <djbw@...com>,
linus.walleij@...aro.org, Tomasz Figa <tomasz.figa@...il.com>,
Sylwester Nawrocki <sylvester.nawrocki@...il.com>,
linux-kernel@...r.kernel.org, linux-samsung-soc@...r.kernel.org
Subject: Re: [PATCH v2 2/4] dmaengine: add driver for Samsung s3c24xx SoCs
Hi Vinod,
Am Montag, 19. August 2013, 06:48:12 schrieb Vinod Koul:
> On Wed, Aug 14, 2013 at 02:00:25PM +0200, Heiko Stübner wrote:
> > This adds a new driver to support the s3c24xx dma using the dmaengine
> > and makes the old one in mach-s3c24xx obsolete in the long run.
> >
> > Conceptually the s3c24xx-dma feels like a distant relative of the pl08x
> > with numerous virtual channels being mapped to a lot less physical ones.
> > The driver therefore borrows a lot from the amba-pl08x driver in this
> > regard. Functionality-wise the driver gains a memcpy ability in addition
> > to the slave_sg one.
>
> If that is the case why cant we have this driver supported from pl08x
> driver? If the delta is only mapping then can that be seprated or both
> mapping hanlded? Maybe you and Linus have already though about that?
Yes we have ... As Tomasz has already written the hardware itself is very much
different. It's only the concept of mapping virtual channels to physical
channels that is somehow similar.
It seems my patch message is lacking in making this clearer ;-) .
> > The driver supports both the method for requesting the peripheral used
> > by SoCs before the S3C2443 and the different method for S3C2443 and
> > later.
> >
> > On earlier SoCs the hardware channels usable for specific peripherals is
> > constrainted while on later SoCs all channels can be used for any
> > peripheral.
> >
> > Tested on a s3c2416-based board, memcpy using the dmatest module and
> > slave_sg partially using the spi-s3c64xx driver.
> >
> > Signed-off-by: Heiko Stuebner <heiko@...ech.de>
> >
> > +#define DISRC (0x00)
> > +#define DISRCC (0x04)
> > +#define DISRCC_INC_INCREMENT (0 << 0)
> > +#define DISRCC_INC_FIXED (1 << 0)
> > +#define DISRCC_LOC_AHB (0 << 1)
> > +#define DISRCC_LOC_APB (1 << 1)
> > +
> > +#define DIDST (0x08)
> > +#define DIDSTC (0x0C)
> > +#define DIDSTC_INC_INCREMENT (0 << 0)
> > +#define DIDSTC_INC_FIXED (1 << 0)
> > +#define DIDSTC_LOC_AHB (0 << 1)
> > +#define DIDSTC_LOC_APB (1 << 1)
> > +#define DIDSTC_INT_TC0 (0 << 2)
> > +#define DIDSTC_INT_RELOAD (1 << 2)
> > +
> > +#define DCON (0x10)
> > +
> > +#define DCON_TC_MASK 0xfffff
> > +#define DCON_DSZ_BYTE (0 << 20)
> > +#define DCON_DSZ_HALFWORD (1 << 20)
> > +#define DCON_DSZ_WORD (2 << 20)
> > +#define DCON_DSZ_MASK (3 << 20)
> > +#define DCON_DSZ_SHIFT 20
> > +#define DCON_AUTORELOAD (0 << 22)
> > +#define DCON_NORELOAD (1 << 22)
> > +#define DCON_HWTRIG (1 << 23)
> > +#define DCON_HWSRC_SHIFT 24
> > +#define DCON_SERV_SINGLE (0 << 27)
> > +#define DCON_SERV_WHOLE (1 << 27)
> > +#define DCON_TSZ_UNIT (0 << 28)
> > +#define DCON_TSZ_BURST4 (1 << 28)
> > +#define DCON_INT (1 << 29)
> > +#define DCON_SYNC_PCLK (0 << 30)
> > +#define DCON_SYNC_HCLK (1 << 30)
> > +#define DCON_DEMAND (0 << 31)
> > +#define DCON_HANDSHAKE (1 << 31)
> > +
> > +#define DSTAT (0x14)
> > +#define DSTAT_STAT_BUSY (1 << 20)
> > +#define DSTAT_CURRTC_MASK 0xfffff
> > +
> > +#define DMASKTRIG (0x20)
> > +#define DMASKTRIG_STOP (1 << 2)
> > +#define DMASKTRIG_ON (1 << 1)
> > +#define DMASKTRIG_SWTRIG (1 << 0)
> > +
> > +#define DMAREQSEL (0x24)
> > +#define DMAREQSEL_HW (1 << 0)
>
> This is proper namespacing...
Hmm, I don't understand meaning of this sentence. Is it a suggestion to change
anything?
> > +static int s3c24xx_dma_set_runtime_config(struct s3c24xx_dma_chan
> > *s3cchan, + struct dma_slave_config *config)
> > +{
> > + if (!s3cchan->slave)
> > + return -EINVAL;
> > +
> > + /* Reject definitely invalid configurations */
> > + if (config->src_addr_width == DMA_SLAVE_BUSWIDTH_8_BYTES ||
> > + config->dst_addr_width == DMA_SLAVE_BUSWIDTH_8_BYTES)
> > + return -EINVAL;
> > +
> > + s3cchan->cfg = *config;
>
> you are takinga ref to client pointer without a clue on when that would be
> freed. I dont think its a good idea!
hmm, the config pointer is dereferenced here and its data thus copyied into
s3cchan->cfg, so no reference to the origial config pointer is kept.
> > +static irqreturn_t s3c24xx_dma_irq(int irq, void *data)
> > +{
> > + struct s3c24xx_dma_phy *phy = data;
> > + struct s3c24xx_dma_chan *s3cchan = phy->serving;
> > + struct s3c24xx_txd *txd;
> > +
> > + dev_dbg(&phy->host->pdev->dev, "interrupt on channel %d\n", phy->id);
> > +
> > + if (!s3cchan) {
> > + dev_err(&phy->host->pdev->dev, "interrupt on unused channel
%d\n",
> > + phy->id);
> > + return IRQ_NONE;
>
> hmmm, these channles belong to you. So if one of them is behvaing badly,
> then not handling the interrupt will make things worse...
hmm ... I'm not sure what a valid handling would be for this.
The interrupt is only asserted when a transfer is completed - there are no
other interrupt-triggers. But when phy->serving is NULL, this also means that
the clock of the channel is disabled at this time. So this _should_ never
happen.
And as written above, the interrupt is only triggered when a transfer was
completed and the channel is idle again, so if there is no virtual channel
being served, there is nothing else to do.
Thanks
Heiko
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists