| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <20130826120716.GB24795@pengutronix.de>
Date: Mon, 26 Aug 2013 14:07:16 +0200
From: Steffen Trumtrar <s.trumtrar@...gutronix.de>
To: Michal Simek <monstr@...str.eu>
Cc: Sören Brinkmann <soren.brinkmann@...inx.com>,
Sebastian Hesselbarth <sebastian.hesselbarth@...il.com>,
Russell King <linux@....linux.org.uk>,
Arnd Bergmann <arnd@...db.de>,
Michal Simek <michal.simek@...inx.com>,
linux-kernel@...r.kernel.org,
Mike Turquette <mturquette@...aro.org>,
linux-arm-kernel@...ts.infradead.org
Subject: Re: [RFC 17/17] clk: zynq: remove call to of_clk_init
Hi Michal!
On Mon, Aug 26, 2013 at 01:15:11PM +0200, Michal Simek wrote:
> On 08/23/2013 09:32 AM, Steffen Trumtrar wrote:
> > Hi!
> >
> > On Thu, Aug 22, 2013 at 05:59:36PM -0700, Sören Brinkmann wrote:
> >> On Thu, Aug 22, 2013 at 05:26:47PM -0700, Sören Brinkmann wrote:
> >>> Hi Sebastian,
> >>>
> >>> On Tue, Aug 20, 2013 at 04:04:31AM +0200, Sebastian Hesselbarth wrote:
> >>>> With arch/arm calling of_clk_init(NULL) from time_init(), we can now
> >>>> remove it from corresponding drivers/clk code.
> >>>
> >>> I think that would break Zynq.
> >>> If I see this correctly you call of_clk_init() from common code,
> >>> _before_ the SOC specific time init function is called.
> >>> The problem is, that we have code setting up a global pointer which is
> >>> required by zynq_clk_setup() which is triggered when of_clk_init() is
> >>> called.
> >>>
> >>> Let me try to illustrate the current call graph:
> >>>
> >>> time_init()
> >>> zynq_timer_init() // this machines init_time()
> >>> zynq_slcr_init() // setup System Level Control Registers including a global pointer
> >>> zynq_clock_init()
> >>> of_clk_init()
> >>> zynq_clk_setup() // requires pointer setup in zynq_slcr_init()
> >>> ...
> >>>
> >>> IIUC, your series would change this to:
> >>> time_init()
> >>> of_clk_init()
> >>> zynq_clk_setup() // SLCR pointer is not setup/NULL
> >>> ...
> >>> zynq_timer_init()
> >>> zynq_slcr_init() // now the pointer becomes valid
> >>
> >> I guess we could move zynq_slcr_init() into init_irq(). I'll give that a
> >> shot tomorrow.
> >>
> >
> > I propose getting rid of the whole global pointer and let the clkc map the
> > address itself instead.
> >
> > Then there is no need to shuffle stuff around in the initcalls.
> > I have some WIP patches (not rebased on next and not even tested with it,
> > but with v3.11-rc4)
> >
> > The dtsi would be something like:
> >
> > control-register@...00000 {
>
> This name is incorrect - it still should be slcr (system level control registers)
>
Agreed. I actually already changed it back...
> > compatible = "simple-bus";
>
> I expect that syscon compatible should be here not in the lock part because
> you want to map the whole reg space.
>
and have done this...
> > #address-cells = <1>;
> > #size-cells = <1>;
> > reg = <0xf8000000 0x1000>;
> > ranges;
> >
> > slcr: slcr@...00000 {
>
> we should use different name here - lock/locks/etc.
>
and this actually, too.
> > compatible = "xlnx,zynq-slcr", "syscon";
> > reg = <0xf8000000 0x10>;
> > };
>
>
>
> >
> > clkc: clkc@...00100 {
> > #clock-cells = <1>;
> > compatible = "xlnx,ps7-clkc";
> > reg = <0xf8000100 0x100>;
> > ps-clk-frequency = <33333333>;
> > xlnx,slcr = <&slcr>;
>
> Currently there is no code which handles locks that's why I think at least
> for now it is not necessary to extend binding which feature which is not used.
>
Sure. You are right.
> > clock-output-names = "armpll", "ddrpll", "iopll", "cpu_6or4x",
> > "cpu_3or2x", "cpu_2x", "cpu_1x", "ddr2x", "ddr3x",
> > "dci", "lqspi", "smc", "pcap", "gem0", "gem1",
> > "fclk0", "fclk1", "fclk2", "fclk3", "can0", "can1",
> > "sdio0", "sdio1", "uart0", "uart1", "spi0", "spi1",
> > "dma", "usb0_aper", "usb1_aper", "gem0_aper",
> > "gem1_aper", "sdio0_aper", "sdio1_aper",
> > "spi0_aper", "spi1_aper", "can0_aper", "can1_aper",
> > "i2c0_aper", "i2c1_aper", "uart0_aper", "uart1_aper",
> > "gpio_aper", "lqspi_aper", "smc_aper", "swdt",
> > "dbg_trc", "dbg_apb";
> > };
> >
> > mio: pinmux@...00700 {
> > compatible = "xlnx,ps7-pinctrl";
>
> Have you created any driver for pinmuxing stuff?
>
At the moment it is just a regmap. That means one could hammer the values directly
into /sys/kernel/debug/regmap/pinmux@...
I first opted for the pinctrl-single driver, but the MIO has three (?) extra registers
which do not map very well to the "one pin one register" setup of that driver.
> I agree with Soren - let's fix the current problem and then when Steffen has patches with syscon
> we can look at them.
>
> If there is any discussion about early syscon registration please let me know.
>
Where I'm stuck at the moment is: if I map the whole register space to the
parent node, how do I get its mapped address in the clkc?
AFAIK the phandle is pretty useless in this early stage. In the pinmuxing
case I should be able to find the registered driver for the lock via the
phandle.
If I remember correctly, there where some patches floating around for exactly
this problem. At the moment, I think the global pointer has to stay, until
those patches are mainline, if ever. Or I'm missing some obvious way of how
to get the base address of the slcr, that I can pass to the clock framework.
It doesn't need to be syscon, as the clock framework can't use it anyway.
Regards,
Steffen
--
Pengutronix e.K. | |
Industrial Linux Solutions | http://www.pengutronix.de/ |
Peiner Str. 6-8, 31137 Hildesheim, Germany | Phone: +49-5121-206917-0 |
Amtsgericht Hildesheim, HRA 2686 | Fax: +49-5121-206917-5555 |
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists