| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Date: Thu, 26 Sep 2013 16:13:29 +0100 From: Will Deacon <will.deacon@....com> To: linux-kernel@...r.kernel.org Cc: tony.luck@...el.com, torvalds@...ux-foundation.org, linux-arch@...r.kernel.org, Will Deacon <will.deacon@....com>, <x86@...nel.org> Subject: [RFC PATCH 2/4] x86: cmpxchg: implement dummy cmpxchg64_relaxed operation cmpxchg64_relaxed can be used to provide barrier-less semantics for a 64-bit cmpxchg operation in cases where the strong memory ordering is not required. A useful use-case for this is in the recently merged lockless lockref code. This patch implements a dummy implementation for x86, since the memory ordering issues aren't a concern for this architecture. Cc: <x86@...nel.org> Signed-off-by: Will Deacon <will.deacon@....com> --- arch/x86/include/asm/cmpxchg.h | 3 +++ 1 file changed, 3 insertions(+) diff --git a/arch/x86/include/asm/cmpxchg.h b/arch/x86/include/asm/cmpxchg.h index d47786a..aacb99a0 100644 --- a/arch/x86/include/asm/cmpxchg.h +++ b/arch/x86/include/asm/cmpxchg.h @@ -152,6 +152,9 @@ extern void __add_wrong_size(void) #define cmpxchg_local(ptr, old, new) \ __cmpxchg_local(ptr, old, new, sizeof(*(ptr))) + +#define cmpxchg64_relaxed(ptr, old, new) \ + cmpxchg64(ptr, old, new) #endif /* -- 1.8.2.2 -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists