linux-kernel - Re: pull request for tegra clocks (resend with some CCs added this time)

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <20131016155621.GC20211@ulmo.nvidia.com>
Date:	Wed, 16 Oct 2013 17:56:21 +0200
From:	Thierry Reding <thierry.reding@...il.com>
To:	Peter De Schrijver <pdeschrijver@...dia.com>,
	Mike Turquette <mturquette@...aro.org>
Cc:	Prashant Gaikwad <pgaikwad@...dia.com>,
	"swarren@...dotorg.org" <swarren@...dotorg.org>,
	"rob.herring@...xeda.com" <rob.herring@...xeda.com>,
	"pawel.moll@....com" <pawel.moll@....com>,
	"mark.rutland@....com" <mark.rutland@....com>,
	"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
	"linux-arm-kernel@...ts.infradead.org" 
	<linux-arm-kernel@...ts.infradead.org>,
	"linux-tegra@...r.kernel.org" <linux-tegra@...r.kernel.org>
Subject: Re: pull request for tegra clocks (resend with some CCs added this
 time)

On Wed, Oct 16, 2013 at 06:53:36PM +0300, Peter De Schrijver wrote:
> On Wed, Oct 16, 2013 at 05:35:51PM +0200, Thierry Reding wrote:
> > * PGP Signed by an unknown key
> > 
> > On Tue, Oct 15, 2013 at 06:36:20PM +0300, Peter De Schrijver wrote:
> > > The following changes since commit a0cf1abc25ac197dd97b857c0f6341066a8cb1cf:
> > > 
> > >   Add linux-next specific files for 20130927 (2013-09-27 18:48:50 +1000)
> > > 
> > > are available in the git repository at:
> > >   git://nv-tegra.nvidia.com/user/pdeschrijver/linux.git tegra-clk-patches-0
> > > 
> > > Andrew Chew (1):
> > >       clk: tegra: Set the clk parent of host1x to pll_p
> > > 
> > > Mark Zhang (3):
> > >       clk: tegra: Correct sbc mux width & parent
> > >       clk: tegra: Fix vde/2d/3d clock src offset
> > >       clk: tegra: Set the clock parent of gr2d/gr3d to pll_c2
> > > 
> > > Peter De Schrijver (3):
> > >       ARM: tegra114: add missing clocks to binding
> > >       clk: tegra: replace enum tegra114_clk by binding header
> > >       clk: tegra: PLLE spread spectrum control
> > > 
> > > Thierry Reding (1):
> > >       clk: tegra114: Rename gr_2d/gr_3d to gr2d/gr3d
> > 
> > I think this pull request is missing the initialization of the display
> > controller clocks (TEGRA114_CLK_DISP1 and TEGRA114_CLK_DISP2) from
> > Mikko's Dalmore HDMI series.
> 
> I don't think they were part of the original request to be included?

Not sure, I certainly sent it to Mike for inclusion at some point. I
guess I can respin it on top of this pull request. There is another
small patch required for gr3d on Tegra30 which I can rebase on top of
this as well.

Mike, do you want me to hold these back until you've merged Peter's
Tegra series or would you rather take them all in one go? Until when
will you be taking patches for 3.13?

Thierry

Content of type "application/pgp-signature" skipped