| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Date: Thu, 07 Nov 2013 11:12:45 +0100
From: Sebastian Hesselbarth <sebastian.hesselbarth@...il.com>
To: Jisheng Zhang <jszhang@...vell.com>
CC: Mark Rutland <mark.rutland@....com>,
"devicetree@...r.kernel.org" <devicetree@...r.kernel.org>,
Russell King <linux@....linux.org.uk>,
Pawel Moll <pawel.moll@....com>,
Ian Campbell <ijc+devicetree@...lion.org.uk>,
Stephen Warren <swarren@...dotorg.org>,
"linux-doc@...r.kernel.org" <linux-doc@...r.kernel.org>,
"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
Rob Herring <rob.herring@...xeda.com>,
Rob Landley <rob@...dley.net>,
"linux-arm-kernel@...ts.infradead.org"
<linux-arm-kernel@...ts.infradead.org>
Subject: Re: [PATCH v3 8/9] ARM: add Armada 1500-mini and Chromecast device
tree files
On 11/07/13 06:48, Jisheng Zhang wrote:
> On Tue, 5 Nov 2013 06:28:42 -0800
> Sebastian Hesselbarth <sebastian.hesselbarth@...il.com> wrote:
>> This adds very basic device tree files for the Marvell Armada
>> 1500-mini SoC (Berlin BG2CD) and the Google Chromecast. Currently,
>> SoC only has nodes for cpu, some clocks, l2 cache controller, local
>> timer, apb timers, uart, and interrupt controllers.
>> The Google Chromecast is a consumer device comprising the Armada
>> 1500-mini SoC above.
>>
>> Signed-off-by: Sebastian Hesselbarth <sebastian.hesselbarth@...il.com>
>> ---
[...]
>> diff --git a/arch/arm/boot/dts/berlin2cd.dtsi
>> b/arch/arm/boot/dts/berlin2cd.dtsi new file mode 100644
>> index 0000000..40d1bed
>> --- /dev/null
>> +++ b/arch/arm/boot/dts/berlin2cd.dtsi
>> @@ -0,0 +1,212 @@
>> +/*
>> + * Device Tree Include file for Marvell Armada 1500-mini (Berlin BG2CD) SoC
>> + *
>> + * Sebastian Hesselbarth <sebastian.hesselbarth@...il.com>
>> + *
>> + * based on GPL'ed 2.6 kernel sources
>> + * (c) Marvell International Ltd.
>> + *
>> + * This file is licensed under the terms of the GNU General Public
>> + * License version 2. This program is licensed "as is" without any
>> + * warranty of any kind, whether express or implied.
>> + */
>> +
>> +#include "skeleton.dtsi"
>> +#include <dt-bindings/interrupt-controller/arm-gic.h>
>> +
>> +/ {
>> + model = "Marvell Armada 1500-mini (BG2CD) SoC";
>> + compatible = "marvell,berlin2cd", "marvell,berlin";
>> +
>> + cpus {
>> + #address-cells = <1>;
>> + #size-cells = <0>;
>> +
>> + cpu@0 {
>> + compatible = "arm,cortex-a9";
>> + device_type = "cpu";
>> + next-level-cache = <&l2>;
>> + reg = <0>;
>> + };
>> + };
>> +
[...]
>> + soc {
>> + compatible = "simple-bus";
>> + #address-cells = <1>;
>> + #size-cells = <1>;
>> + interrupt-parent = <&gic>;
>> +
>> + ranges = <0 0xf7000000 0x1000000>;
>> +
>> + l2: l2-cache-controller@...000 {
>> + compatible = "arm,pl310-cache";
>> + reg = <0xac0000 0x1000>;
>> + cache-unified;
>> + cache-level = <2>;
>> + arm,prefetch-ctrl = <0x70000007>;
>> + arm,pwr-ctrl = <0x3>;
> These two setting depend on the following prefetch and power control support patch.
> We have it in our internal tree for a long time.
>
> http://lists.infradead.org/pipermail/linux-arm-kernel/2013-November/209700.html
Right, consider the above as a debug left-over. I was blindly guessing
and picked that patch and the both properties above from your tree.
Will remove them now, we can add them later when the binding has been
accepted. I will reply to that patch next, I guess arm,prefetch-ctrl
will not be accepted that way, as we try to avoid hex-bashing
properties.
I did some research on feature/property matrix for the l2x0/l310 as
there is public documentation, hope to find some time to polish the
matrix and get a patch ready.
>> + };
>> +
>> + gic: interrupt-controller@...000 {
>> + compatible = "arm,cortex-a9-gic";
>> + reg = <0xad1000 0x1000>, <0xad0100 0x0100>;
>> + interrupt-controller;
>> + #interrupt-cells = <3>;
>> + };
>> +
>> + local-timer@...600 {
>> + compatible = "arm,cortex-a9-twd-timer";
>> + reg = <0xad0600 0x20>;
>> + interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_HIGH>;
>> + clocks = <&sysclk>;
>> + };
>> +
>> + apb@...000 {
>> + compatible = "simple-bus";
>> + #address-cells = <1>;
>> + #size-cells = <1>;
>> +
>> + ranges = <0 0xe80000 0x10000>;
>> + interrupt-parent = <&aic>;
>> +
>> + timer0: timer@...0 {
>> + compatible = "snps,dw-apb-timer";
> snps,dw-apb-timer-osc?
As stated in the cover letter, snps,dw-apb-timer-osc/-sp have been
deprecated by [1].
[1] http://www.spinics.net/lists/arm-kernel/msg277763.html
>> + reg = <0x2c00 0x14>;
>> + interrupts = <8>;
>> + clocks = <&cfgclk>;
>> + clock-names = "timer";
>> + status = "okay";
>> + };
>> +
>> + timer1: timer@...4 {
>> + compatible = "snps,dw-apb-timer";
> ditto for the remaining
ditto.
Sebastian
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists