[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <528ACBD8.3070804@zytor.com>
Date: Mon, 18 Nov 2013 18:24:24 -0800
From: "H. Peter Anvin" <hpa@...or.com>
To: Andreas Werner <wernerandy@....de>, tglx@...utronix.de
CC: mingo@...hat.com, x86@...nel.org, linux-kernel@...r.kernel.org,
bp@...en8.de
Subject: Re: [PATCH v2] X86: MM: Add PAT Type write-through in combination
with mtrr
On 11/03/2013 04:02 AM, Andreas Werner wrote:
> Revision 2:
> added comment in code.
>
> This patch adds the Write-through memory type in combination with mtrr.
> If you call ioremap_cache to request cachable memory (write-back) the
> function tries to set the PAT to write-back only if the mtrr setting of
> the requested region is also marked as Write-Back.
>
> If the mttr regions are marked e.g. as Write-through or with other
> types, the function will always return UC- memory.
>
> If you check the Intel document " IA-32 SDM vol 3a table Effective
> Memory Type", there
> are many other combinations possible.
>
> This patch will only add the following combination:
> PAT=Write-Back + MTRR=Write-Through.
>
> Since marking IO Memory as cachable is not valid, WT is the
> best way for caching/bursting on MMIO Devices.
>
> Tested on - Intel (R) Atom E680 (Tunnel Creek)
> - Intel (R) Core(TM)2 Duo
>
> Signed-off-by: Andreas Werner <wernerandy@....de>
I don't quite know where this ended up, but I am *really* not happy
about going back to using MTRRs to mark I/O devices with the chronic
problems of MTRR exhaustion that entails. As such I do insist that PAT
is properly updated to support WT if we're going to do this.
-hpa
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists