[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20131128122619.GA6561@gmail.com>
Date: Thu, 28 Nov 2013 13:26:19 +0100
From: Ingo Molnar <mingo@...nel.org>
To: Vince Weaver <vince@...ter.net>
Cc: Stephane Eranian <eranian@...gle.com>,
LKML <linux-kernel@...r.kernel.org>,
Peter Zijlstra <peterz@...radead.org>,
"mingo@...e.hu" <mingo@...e.hu>,
"ak@...ux.intel.com" <ak@...ux.intel.com>,
Arnaldo Carvalho de Melo <acme@...hat.com>,
Jiri Olsa <jolsa@...hat.com>,
"Yan, Zheng" <zheng.z.yan@...el.com>,
Borislav Petkov <bp@...en8.de>,
Maria Dimakopoulou <maria.n.dimakopoulou@...il.com>
Subject: Re: [PATCH v7 3/4] perf,x86: add Intel RAPL PMU support
* Vince Weaver <vince@...ter.net> wrote:
> On Wed, 27 Nov 2013, Stephane Eranian wrote:
>
> > On Wed, Nov 27, 2013 at 7:35 PM, Vince Weaver <vince@...ter.net> wrote:
>
> > > So I notice PP1 (which is the GPU power on non-server chips)
> > > is not supported.
> > >
> > > Is that just for simplicity?
> > >
> > Does it work on specific models only? I bet so. How to detect those?
>
> In general it is on the machines that don't support the DRAM measurements
> (so the non-EP machines) but I don't know if there's a nice list anywhere.
>
> Intel manuals say:
> For a client platform, PP1 domain refers to the power plane of a
> specific device in the uncore. For server platforms, PP1 domain is not
> supported,
>
> usually PP1 I think maps to the embedded GPU.
It would indeed be nice to expose PP1 too via the same facility -
Haswell and later spends some 40% of the CPU die on the integrated GPU
and people end up using it.
Thanks,
Ingo
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists