[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-id: <1386672926-26885-1-git-send-email-gautam.vivek@samsung.com>
Date: Tue, 10 Dec 2013 16:25:22 +0530
From: Vivek Gautam <gautam.vivek@...sung.com>
To: linux-usb@...r.kernel.org, linux-samsung-soc@...r.kernel.org
Cc: linux-omap@...r.kernel.org, linux-kernel@...r.kernel.org,
gregkh@...uxfoundation.org, balbi@...com,
sarah.a.sharp@...ux.intel.com, kgene.kim@...sung.com,
kishon@...com, jg1.han@...sung.com, jwerner@...omium.org
Subject: [PATCH RFC 0/4] Fine tune USB 3.0 PHY on exynos5420
The DWC3-exynos eXtensible host controller present on Exynos5420
SoC is quirky. The PHY serving this controller operates at High-Speed
by default, so it detects even Super-speed devices as high-speed ones.
This PHY needs to be tuned for its Tx LOS levels and Boost levels.
In this patch-set, we are registering a quirk for this DWC3-Exynos
controller with XHCI, so that once after xhci_reset(), the controller
can call to tune the associated PHY and achieve the SuperSpeed.
These patches are based on new USB 3.0 phy driver for Exynos SoC series. [1]
[1] Add Exynos5 USB 3.0 phy driver based on generic PHY framework
http://lwn.net/Articles/575586/
Vivek Gautam (4):
phy: Add provision for tuning phy.
xhci: Add quirk for DWC3-Exynos controller
xhci: Tune PHY for the DWC3-Exynos host controller
phy-exynos-usb3: Fine tune LOS levels for exynos5420
drivers/phy/phy-core.c | 20 +++++++
drivers/phy/phy-exynos5-usb3.c | 107 ++++++++++++++++++++++++++++++++++++++++
drivers/usb/dwc3/host.c | 7 +++
drivers/usb/host/xhci-plat.c | 62 ++++++++++++++++++++++-
drivers/usb/host/xhci.h | 1 +
include/linux/phy/phy.h | 7 +++
include/linux/usb/hcd.h | 1 +
7 files changed, 203 insertions(+), 2 deletions(-)
--
1.7.6.5
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists