lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <CF3D5ADF.74A62%dvhart@linux.intel.com>
Date:	Wed, 05 Mar 2014 22:56:54 -0800
From:	Darren Hart <dvhart@...ux.intel.com>
To:	Chew Chiau Ee <chiau.ee.chew@...el.com>,
	Linus Walleij <linus.walleij@...aro.org>
CC:	Mathias Nyman <mathias.nyman@...ux.intel.com>,
	<linux-kernel@...r.kernel.org>
Subject: Re: [PATCH] pinctrl-baytrail: add function mux checking in gpio pin
 request

On 3/6/14, 5:59, "Chew Chiau Ee" <chiau.ee.chew@...el.com> wrote:

>From: Chew, Kean Ho <kean.ho.chew@...el.com>
>
>The requested gpio pin must has the func_pin_mux field set
>to GPIO function by BIOS/FW in advanced. Else, the gpio pin
>request would fail. This is to ensure that we do not expose
>any gpio pins which shall be used for alternate functions,
>for eg: wakeup pin, I/O interfaces for LPSS, etc.
>
>Signed-off-by: Chew, Kean Ho <kean.ho.chew@...el.com>
>Signed-off-by: Chew, Chiau Ee <chiau.ee.chew@...el.com>

Thanks for sending this out Chiau Ee,

Reviewed-by: Darren Hart <dvhart@...ux.intel.com>

-- 
Darren Hart
Yocto Project - Linux Kernel
Intel Open Source Technology Center




--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ