lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Mon, 10 Mar 2014 13:05:08 +0200 From: Roger Quadros <rogerq@...com> To: Tero Kristo <t-kristo@...com>, <balbi@...com>, <tony@...mide.com> CC: <kishon@...com>, <george.cherian@...com>, <linux-omap@...r.kernel.org>, <linux-arm-kernel@...ts.infradead.org>, <linux-kernel@...r.kernel.org>, <devicetree@...r.kernel.org>, <linux-usb@...r.kernel.org> Subject: Re: [PATCH 2/8] ARM: dts: dra7-clock: Add "l3init_960m_gfclk" clock gate On 03/07/2014 03:59 PM, Tero Kristo wrote: > On 03/07/2014 03:09 PM, Roger Quadros wrote: >> This clock gate description was missing in older Reference manuals. >> It is present on the SoC to provide 960MHz reference clock to the >> internal USB PHYs. > > Can you provide a document reference here? > Unfortunately it hasn't yet been included in the TRM. I have the internal defect ID but I don't think it makes any sense here. DRA7xx-TRMINC00203 cheers, -roger > >> >> Use l3init_960m_gfclk as parent of usb_otg_ss1_refclk960m and >> usb_otg_ss2_refclk960m. >> >> CC: Tero Kristo <t-kristo@...com> >> Signed-off-by: Roger Quadros <rogerq@...com> >> --- >> arch/arm/boot/dts/dra7xx-clocks.dtsi | 12 ++++++++++-- >> 1 file changed, 10 insertions(+), 2 deletions(-) >> >> diff --git a/arch/arm/boot/dts/dra7xx-clocks.dtsi b/arch/arm/boot/dts/dra7xx-clocks.dtsi >> index e96da9a..b8d3a9d 100644 >> --- a/arch/arm/boot/dts/dra7xx-clocks.dtsi >> +++ b/arch/arm/boot/dts/dra7xx-clocks.dtsi >> @@ -1386,6 +1386,14 @@ >> ti,dividers = <1>, <8>; >> }; >> >> + l3init_960m_gfclk: l3init_960m_gfclk { >> + #clock-cells = <0>; >> + compatible = "ti,gate-clock"; >> + clocks = <&dpll_usb_clkdcoldo>; >> + ti,bit-shift = <8>; >> + reg = <0x06c0>; >> + }; >> + >> dss_32khz_clk: dss_32khz_clk { >> #clock-cells = <0>; >> compatible = "ti,gate-clock"; >> @@ -1533,7 +1541,7 @@ >> usb_otg_ss1_refclk960m: usb_otg_ss1_refclk960m { >> #clock-cells = <0>; >> compatible = "ti,gate-clock"; >> - clocks = <&dpll_usb_clkdcoldo>; >> + clocks = <&l3init_960m_gfclk>; >> ti,bit-shift = <8>; >> reg = <0x13f0>; >> }; >> @@ -1541,7 +1549,7 @@ >> usb_otg_ss2_refclk960m: usb_otg_ss2_refclk960m { >> #clock-cells = <0>; >> compatible = "ti,gate-clock"; >> - clocks = <&dpll_usb_clkdcoldo>; >> + clocks = <&l3init_960m_gfclk>; >> ti,bit-shift = <8>; >> reg = <0x1340>; >> }; >> > -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists