| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Date: Thu, 3 Apr 2014 22:01:35 +0100
From: Mark Brown <broonie@...nel.org>
To: Punnaiah Choudary Kalluri <punnaiah.choudary.kalluri@...inx.com>
Cc: grant.likely@...aro.org, robh+dt@...nel.org, pawel.moll@....com,
mark.rutland@....com, ijc+devicetree@...lion.org.uk,
galak@...eaurora.org, linux-spi@...r.kernel.org,
linux-kernel@...r.kernel.org, devicetree@...r.kernel.org,
linux-doc@...r.kernel.org, michal.simek@...inx.com,
kpc528@...il.com, kalluripunnaiahchoudary@...il.com,
harinik@...inx.com, Punnaiah Choudary Kalluri <punnaia@...inx.com>
Subject: Re: [PATCH 1/2] devicetree: Add devicetree bindings documentation
for Zynq Quad SPI
On Thu, Apr 03, 2014 at 10:33:06PM +0530, Punnaiah Choudary Kalluri wrote:
> +Optional properties:
> +- num-cs : Number of chip selects used.
What does this translate into?
> + num-cs = /bits/ 16 <1>;
Why the odd specification in the example - why not just specify it as a
number?
Download attachment "signature.asc" of type "application/pgp-signature" (837 bytes)
Powered by blists - more mailing lists