lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Thu, 3 Apr 2014 22:34:46 +0100
From: Mark Brown <broonie@...nel.org>
To: Harini Katakam <harinik@...inx.com>
Cc: grant.likely@...aro.org, robh+dt@...nel.org, pawel.moll@....com,
mark.rutland@....com, ijc+devicetree@...lion.org.uk,
galak@...eaurora.org, linux-spi@...r.kernel.org,
linux-kernel@...r.kernel.org, devicetree@...r.kernel.org,
linux-doc@...r.kernel.org
Subject: Re: [PATCH v2 2/2] devicetree: Add devicetree bindings documentation
for Cadence SPI
On Thu, Apr 03, 2014 at 04:40:31PM +0530, Harini Katakam wrote:
> +Optional properties:
> +- num-cs : Number of chip selects used.
How does this translate to the hardware?
> + num-cs = /bits/ 16 <4>;
What's going on with the /bits/ - is this something that's required for
the property?
Download attachment "signature.asc" of type "application/pgp-signature" (837 bytes)
Powered by blists - more mailing lists