[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <20140408105123.GC11876@e106331-lin.cambridge.arm.com>
Date: Tue, 8 Apr 2014 11:51:23 +0100
From: Mark Rutland <mark.rutland@....com>
To: "tthayer@...era.com" <tthayer@...era.com>
Cc: "robherring2@...il.com" <robherring2@...il.com>,
"dougthompson@...ssion.com" <dougthompson@...ssion.com>,
"grant.likely@...aro.org" <grant.likely@...aro.org>,
Pawel Moll <Pawel.Moll@....com>,
"ijc+devicetree@...lion.org.uk" <ijc+devicetree@...lion.org.uk>,
"galak@...eaurora.org" <galak@...eaurora.org>,
"rob@...dley.net" <rob@...dley.net>,
"linux@....linux.org.uk" <linux@....linux.org.uk>,
"dinguyen@...era.com" <dinguyen@...era.com>,
"devicetree@...r.kernel.org" <devicetree@...r.kernel.org>,
"linux-doc@...r.kernel.org" <linux-doc@...r.kernel.org>,
"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
"linux-arm-kernel@...ts.infradead.org"
<linux-arm-kernel@...ts.infradead.org>
Subject: Re: [PATCH 2/3] dts: socfpga: Add bindings for Altera SoC SDRAM
EDAC
On Mon, Apr 07, 2014 at 10:54:08PM +0100, tthayer@...era.com wrote:
> From: Thor Thayer <tthayer@...era.com>
>
> Addition of the Altera SDRAM EDAC bindings and device
> tree changes to the Altera SoC project.
>
> Signed-off-by: Thor Thayer <tthayer@...era.com>
> To: Rob Herring <robherring2@...il.com>
> To: Pawel Moll <pawel.moll@....com>
> To: Mark Rutland <mark.rutland@....com>
> To: Ian Campbell <ijc+devicetree@...lion.org.uk>
> To: Kumar Gala <galak@...eaurora.org>
> To: Rob Landley <rob@...dley.net>
> To: Russell King <linux@....linux.org.uk>
> To: Dinh Nguyen <dinguyen@...era.com>
> Cc: devicetree@...r.kernel.org
> Cc: linux-doc@...r.kernel.org
> Cc: linux-kernel@...r.kernel.org
> Cc: linux-arm-kernel@...ts.infradead.org
> ---
> .../bindings/arm/altera/socfpga-sdram-edac.txt | 12 ++++++++++++
> arch/arm/boot/dts/socfpga.dtsi | 5 +++++
> 2 files changed, 17 insertions(+)
> create mode 100644 Documentation/devicetree/bindings/arm/altera/socfpga-sdram-edac.txt
>
> diff --git a/Documentation/devicetree/bindings/arm/altera/socfpga-sdram-edac.txt b/Documentation/devicetree/bindings/arm/altera/socfpga-sdram-edac.txt
> new file mode 100644
> index 0000000..9348c53
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/arm/altera/socfpga-sdram-edac.txt
> @@ -0,0 +1,12 @@
> +Altera SOCFPGA SDRAM Error Detection & Correction [EDAC]
> +
> +Required properties:
> +- compatible : should contain "altr,sdr-edac";
> +- interrupts : Should contain the SDRAM ECC IRQ in the
> + appropriate format for the IRQ controller.
> +
> +Example:
> + sdramedac@0 {
Nit: If there's no reg, there shouldn't be a unit-address (the "@0").
> + compatible = "altr,sdram-edac";
> + interrupts = <0 39 4>;
> + };
No phandle to the actual SDRAM controller node? Is there a guaranteed
limitation of a single SDRAM controller?
I don't see the point in describing this separately from the main SDRAM
controller node, given this seems to be a subcomponent.
> diff --git a/arch/arm/boot/dts/socfpga.dtsi b/arch/arm/boot/dts/socfpga.dtsi
> index 6ce912e..a0ea69b 100644
> --- a/arch/arm/boot/dts/socfpga.dtsi
> +++ b/arch/arm/boot/dts/socfpga.dtsi
> @@ -681,6 +681,11 @@
> reg = <0xffc25000 0x1000>;
> };
>
> + sdramedac@0 {
Nit: get rid of the unit-address here too.
Cheers,
Mark.
> + compatible = "altr,sdram-edac";
> + interrupts = <0 39 4>;
> + };
> +
> rstmgr@...05000 {
> compatible = "altr,rst-mgr";
> reg = <0xffd05000 0x1000>;
> --
> 1.7.9.5
>
>
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists