lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Date:	Thu, 10 Apr 2014 19:23:48 +0900
From:	Chanho Park <chanho61.park@...sung.com>
To:	'Chanwoo Choi' <cw00.choi@...sung.com>, kgene.kim@...sung.com,
	t.figa@...sung.com, linux-samsung-soc@...r.kernel.org
Cc:	hyunhee.kim@...sung.com, sw0312.kim@...sung.com,
	linux-kernel@...r.kernel.org, yj44.cho@...sung.com,
	inki.dae@...sung.com, kyungmin.park@...sung.com,
	linux-arm-kernel@...ts.infradead.org
Subject: RE: [PATCH 21/27] ARM: dts: exynos3250: Add PMU dt data

Hi,

> -----Original Message-----
> From: linux-arm-kernel [mailto:linux-arm-kernel-
> bounces@...ts.infradead.org] On Behalf Of Chanwoo Choi
> Sent: Thursday, April 10, 2014 7:06 PM
> To: kgene.kim@...sung.com; t.figa@...sung.com; linux-samsung-
> soc@...r.kernel.org
> Cc: hyunhee.kim@...sung.com; sw0312.kim@...sung.com; linux-
> kernel@...r.kernel.org; yj44.cho@...sung.com; inki.dae@...sung.com;
> cw00.choi@...sung.com; kyungmin.park@...sung.com; linux-arm-
> kernel@...ts.infradead.org
> Subject: [PATCH 21/27] ARM: dts: exynos3250: Add PMU dt data
> 
> From: Hyunhee Kim <hyunhee.kim@...sung.com>
> 
> ARM CPU has its own PMU (Performance Monitoring Unit). This patch add
> PMU dt
> data to support PMU for CPU. Exynos3250 has four PMU interrupts.
> 
> Signed-off-by: Hyunhee Kim <hyunhee.kim@...sung.com>
> Signed-off-by: Kyungmin Park <kyungmin.park@...sung.com>
> ---
>  arch/arm/boot/dts/exynos3250.dtsi | 5 +++++
>  1 file changed, 5 insertions(+)
> 
> diff --git a/arch/arm/boot/dts/exynos3250.dtsi
> b/arch/arm/boot/dts/exynos3250.dtsi
> index ceed761..2f0ca32 100644
> --- a/arch/arm/boot/dts/exynos3250.dtsi
> +++ b/arch/arm/boot/dts/exynos3250.dtsi
> @@ -280,4 +280,9 @@
>  		pinctrl-0 = <&i2c7_bus>;
>  		status = "disabled";
>  	};
> +
> +	pmu {
> +		compatible = "arm,cortex-a7-pmu";
> +		interrupts = <0 18 0>, <0 19 0>, <0 20 0>, <0 21 0>;
> +	};

As I know, the exynos3250 has two CPU cores. Why does it have four pmu
interrupts?
IMO it is sufficient it has only two interrupts.

Best Regards,
Chanho Park 

--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/

Powered by blists - more mailing lists