[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <1397751967-20250-1-git-send-email-chiau.ee.chew@intel.com>
Date: Fri, 18 Apr 2014 00:26:05 +0800
From: Chew Chiau Ee <chiau.ee.chew@...el.com>
To: Eric Miao <eric.y.miao@...il.com>,
Russell King <linux@....linux.org.uk>,
Haojian Zhuang <haojian.zhuang@...il.com>,
Mark Brown <broonie@...nel.org>
Cc: Chew Chiau Ee <chiau.ee.chew@...el.com>,
Mika Westerberg <mika.westerberg@...ux.intel.com>,
linux-spi@...r.kernel.org, linux-kernel@...r.kernel.org
Subject: [PATCH 0/2] Add PCI mode support for BayTrail LPSS SPI
From: Chew, Chiau Ee <chiau.ee.chew@...el.com>
Hi,
BayTrail LPSS subsystem consists of one SPI host which can be PCI
enumerated. PXA2XX PCI layer used to support only CE4100's SPI. Thus,
we convert it into a generic PCI layer to add support for LPSS
SPI as well.
Since PCI mode LPSS SPI does not rely on common clock framework, we
need a mechanism to pass in the host supported clock rate to core layer.
Thus, we introduced a new member known as "max_clk_rate" under struct
pxa2xx_spi_master which can be used in PCI glue layer to pass in
host supported clock rate info.
Chew, Chiau Ee (2):
spi/pxa2xx-pci: Add PCI mode support for BayTrail LPSS SPI
spi/pxa2xx-pci: Pass host clock rate info from PCI glue layer
Documentation/spi/pxa2xx | 3 ++
drivers/spi/spi-pxa2xx-pci.c | 79 ++++++++++++++++++++++++++++++++--------
drivers/spi/spi-pxa2xx.c | 2 +
include/linux/spi/pxa2xx_spi.h | 1 +
4 files changed, 70 insertions(+), 15 deletions(-)
--
1.7.4.4
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists