linux-kernel - Re: [PATCH 2/2] mfd: palmas: Format the header file

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20140522100748.GP6679@lee--X1>
Date:	Thu, 22 May 2014 11:07:48 +0100
From:	Lee Jones <lee.jones@...aro.org>
To:	Keerthy <j-keerthy@...com>
Cc:	linux-omap@...r.kernel.org, lgirdwood@...il.com,
	broonie@...nel.org, linux-kernel@...r.kernel.org,
	sameo@...ux.intel.com
Subject: Re: [PATCH 2/2] mfd: palmas: Format the header file

> Formats the palmas header file. Convert all
> the offset values to hexadecimal.
> 
> Signed-off-by: Keerthy <j-keerthy@...com>
> ---
>  include/linux/mfd/palmas.h | 2166 ++++++++++++++++++++++----------------------
>  1 file changed, 1083 insertions(+), 1083 deletions(-)

Assuming there are no functional changed.

Applied, thanks.

> diff --git a/include/linux/mfd/palmas.h b/include/linux/mfd/palmas.h
> index 9974e38..ccbb21f 100644
> --- a/include/linux/mfd/palmas.h
> +++ b/include/linux/mfd/palmas.h
> @@ -482,10 +482,10 @@ enum usb_irq_events {
>  
>  /* helper macro to get correct slave number */
>  #define PALMAS_BASE_TO_SLAVE(x)		((x >> 8) - 1)
> -#define PALMAS_BASE_TO_REG(x, y)	((x & 0xff) + y)
> +#define PALMAS_BASE_TO_REG(x, y)	((x & 0xFF) + y)
>  
>  /* Base addresses of IP blocks in Palmas */
> -#define PALMAS_SMPS_DVS_BASE					0x20
> +#define PALMAS_SMPS_DVS_BASE					0x020
>  #define PALMAS_RTC_BASE						0x100
>  #define PALMAS_VALIDITY_BASE					0x118
>  #define PALMAS_SMPS_BASE					0x120
> @@ -504,19 +504,19 @@ enum usb_irq_events {
>  #define PALMAS_TRIM_GPADC_BASE					0x3CD
>  
>  /* Registers for function RTC */
> -#define PALMAS_SECONDS_REG					0x0
> -#define PALMAS_MINUTES_REG					0x1
> -#define PALMAS_HOURS_REG					0x2
> -#define PALMAS_DAYS_REG						0x3
> -#define PALMAS_MONTHS_REG					0x4
> -#define PALMAS_YEARS_REG					0x5
> -#define PALMAS_WEEKS_REG					0x6
> -#define PALMAS_ALARM_SECONDS_REG				0x8
> -#define PALMAS_ALARM_MINUTES_REG				0x9
> -#define PALMAS_ALARM_HOURS_REG					0xA
> -#define PALMAS_ALARM_DAYS_REG					0xB
> -#define PALMAS_ALARM_MONTHS_REG					0xC
> -#define PALMAS_ALARM_YEARS_REG					0xD
> +#define PALMAS_SECONDS_REG					0x00
> +#define PALMAS_MINUTES_REG					0x01
> +#define PALMAS_HOURS_REG					0x02
> +#define PALMAS_DAYS_REG						0x03
> +#define PALMAS_MONTHS_REG					0x04
> +#define PALMAS_YEARS_REG					0x05
> +#define PALMAS_WEEKS_REG					0x06
> +#define PALMAS_ALARM_SECONDS_REG				0x08
> +#define PALMAS_ALARM_MINUTES_REG				0x09
> +#define PALMAS_ALARM_HOURS_REG					0x0A
> +#define PALMAS_ALARM_DAYS_REG					0x0B
> +#define PALMAS_ALARM_MONTHS_REG					0x0C
> +#define PALMAS_ALARM_YEARS_REG					0x0D
>  #define PALMAS_RTC_CTRL_REG					0x10
>  #define PALMAS_RTC_STATUS_REG					0x11
>  #define PALMAS_RTC_INTERRUPTS_REG				0x12
> @@ -527,201 +527,201 @@ enum usb_irq_events {
>  
>  /* Bit definitions for SECONDS_REG */
>  #define PALMAS_SECONDS_REG_SEC1_MASK				0x70
> -#define PALMAS_SECONDS_REG_SEC1_SHIFT				4
> -#define PALMAS_SECONDS_REG_SEC0_MASK				0x0f
> -#define PALMAS_SECONDS_REG_SEC0_SHIFT				0
> +#define PALMAS_SECONDS_REG_SEC1_SHIFT				0x04
> +#define PALMAS_SECONDS_REG_SEC0_MASK				0x0F
> +#define PALMAS_SECONDS_REG_SEC0_SHIFT				0x00
>  
>  /* Bit definitions for MINUTES_REG */
>  #define PALMAS_MINUTES_REG_MIN1_MASK				0x70
> -#define PALMAS_MINUTES_REG_MIN1_SHIFT				4
> -#define PALMAS_MINUTES_REG_MIN0_MASK				0x0f
> -#define PALMAS_MINUTES_REG_MIN0_SHIFT				0
> +#define PALMAS_MINUTES_REG_MIN1_SHIFT				0x04
> +#define PALMAS_MINUTES_REG_MIN0_MASK				0x0F
> +#define PALMAS_MINUTES_REG_MIN0_SHIFT				0x00
>  
>  /* Bit definitions for HOURS_REG */
>  #define PALMAS_HOURS_REG_PM_NAM					0x80
> -#define PALMAS_HOURS_REG_PM_NAM_SHIFT				7
> +#define PALMAS_HOURS_REG_PM_NAM_SHIFT				0x07
>  #define PALMAS_HOURS_REG_HOUR1_MASK				0x30
> -#define PALMAS_HOURS_REG_HOUR1_SHIFT				4
> -#define PALMAS_HOURS_REG_HOUR0_MASK				0x0f
> -#define PALMAS_HOURS_REG_HOUR0_SHIFT				0
> +#define PALMAS_HOURS_REG_HOUR1_SHIFT				0x04
> +#define PALMAS_HOURS_REG_HOUR0_MASK				0x0F
> +#define PALMAS_HOURS_REG_HOUR0_SHIFT				0x00
>  
>  /* Bit definitions for DAYS_REG */
>  #define PALMAS_DAYS_REG_DAY1_MASK				0x30
> -#define PALMAS_DAYS_REG_DAY1_SHIFT				4
> -#define PALMAS_DAYS_REG_DAY0_MASK				0x0f
> -#define PALMAS_DAYS_REG_DAY0_SHIFT				0
> +#define PALMAS_DAYS_REG_DAY1_SHIFT				0x04
> +#define PALMAS_DAYS_REG_DAY0_MASK				0x0F
> +#define PALMAS_DAYS_REG_DAY0_SHIFT				0x00
>  
>  /* Bit definitions for MONTHS_REG */
>  #define PALMAS_MONTHS_REG_MONTH1				0x10
> -#define PALMAS_MONTHS_REG_MONTH1_SHIFT				4
> -#define PALMAS_MONTHS_REG_MONTH0_MASK				0x0f
> -#define PALMAS_MONTHS_REG_MONTH0_SHIFT				0
> +#define PALMAS_MONTHS_REG_MONTH1_SHIFT				0x04
> +#define PALMAS_MONTHS_REG_MONTH0_MASK				0x0F
> +#define PALMAS_MONTHS_REG_MONTH0_SHIFT				0x00
>  
>  /* Bit definitions for YEARS_REG */
>  #define PALMAS_YEARS_REG_YEAR1_MASK				0xf0
> -#define PALMAS_YEARS_REG_YEAR1_SHIFT				4
> -#define PALMAS_YEARS_REG_YEAR0_MASK				0x0f
> -#define PALMAS_YEARS_REG_YEAR0_SHIFT				0
> +#define PALMAS_YEARS_REG_YEAR1_SHIFT				0x04
> +#define PALMAS_YEARS_REG_YEAR0_MASK				0x0F
> +#define PALMAS_YEARS_REG_YEAR0_SHIFT				0x00
>  
>  /* Bit definitions for WEEKS_REG */
>  #define PALMAS_WEEKS_REG_WEEK_MASK				0x07
> -#define PALMAS_WEEKS_REG_WEEK_SHIFT				0
> +#define PALMAS_WEEKS_REG_WEEK_SHIFT				0x00
>  
>  /* Bit definitions for ALARM_SECONDS_REG */
>  #define PALMAS_ALARM_SECONDS_REG_ALARM_SEC1_MASK		0x70
> -#define PALMAS_ALARM_SECONDS_REG_ALARM_SEC1_SHIFT		4
> -#define PALMAS_ALARM_SECONDS_REG_ALARM_SEC0_MASK		0x0f
> -#define PALMAS_ALARM_SECONDS_REG_ALARM_SEC0_SHIFT		0
> +#define PALMAS_ALARM_SECONDS_REG_ALARM_SEC1_SHIFT		0x04
> +#define PALMAS_ALARM_SECONDS_REG_ALARM_SEC0_MASK		0x0F
> +#define PALMAS_ALARM_SECONDS_REG_ALARM_SEC0_SHIFT		0x00
>  
>  /* Bit definitions for ALARM_MINUTES_REG */
>  #define PALMAS_ALARM_MINUTES_REG_ALARM_MIN1_MASK		0x70
> -#define PALMAS_ALARM_MINUTES_REG_ALARM_MIN1_SHIFT		4
> -#define PALMAS_ALARM_MINUTES_REG_ALARM_MIN0_MASK		0x0f
> -#define PALMAS_ALARM_MINUTES_REG_ALARM_MIN0_SHIFT		0
> +#define PALMAS_ALARM_MINUTES_REG_ALARM_MIN1_SHIFT		0x04
> +#define PALMAS_ALARM_MINUTES_REG_ALARM_MIN0_MASK		0x0F
> +#define PALMAS_ALARM_MINUTES_REG_ALARM_MIN0_SHIFT		0x00
>  
>  /* Bit definitions for ALARM_HOURS_REG */
>  #define PALMAS_ALARM_HOURS_REG_ALARM_PM_NAM			0x80
> -#define PALMAS_ALARM_HOURS_REG_ALARM_PM_NAM_SHIFT		7
> +#define PALMAS_ALARM_HOURS_REG_ALARM_PM_NAM_SHIFT		0x07
>  #define PALMAS_ALARM_HOURS_REG_ALARM_HOUR1_MASK			0x30
> -#define PALMAS_ALARM_HOURS_REG_ALARM_HOUR1_SHIFT		4
> -#define PALMAS_ALARM_HOURS_REG_ALARM_HOUR0_MASK			0x0f
> -#define PALMAS_ALARM_HOURS_REG_ALARM_HOUR0_SHIFT		0
> +#define PALMAS_ALARM_HOURS_REG_ALARM_HOUR1_SHIFT		0x04
> +#define PALMAS_ALARM_HOURS_REG_ALARM_HOUR0_MASK			0x0F
> +#define PALMAS_ALARM_HOURS_REG_ALARM_HOUR0_SHIFT		0x00
>  
>  /* Bit definitions for ALARM_DAYS_REG */
>  #define PALMAS_ALARM_DAYS_REG_ALARM_DAY1_MASK			0x30
> -#define PALMAS_ALARM_DAYS_REG_ALARM_DAY1_SHIFT			4
> -#define PALMAS_ALARM_DAYS_REG_ALARM_DAY0_MASK			0x0f
> -#define PALMAS_ALARM_DAYS_REG_ALARM_DAY0_SHIFT			0
> +#define PALMAS_ALARM_DAYS_REG_ALARM_DAY1_SHIFT			0x04
> +#define PALMAS_ALARM_DAYS_REG_ALARM_DAY0_MASK			0x0F
> +#define PALMAS_ALARM_DAYS_REG_ALARM_DAY0_SHIFT			0x00
>  
>  /* Bit definitions for ALARM_MONTHS_REG */
>  #define PALMAS_ALARM_MONTHS_REG_ALARM_MONTH1			0x10
> -#define PALMAS_ALARM_MONTHS_REG_ALARM_MONTH1_SHIFT		4
> -#define PALMAS_ALARM_MONTHS_REG_ALARM_MONTH0_MASK		0x0f
> -#define PALMAS_ALARM_MONTHS_REG_ALARM_MONTH0_SHIFT		0
> +#define PALMAS_ALARM_MONTHS_REG_ALARM_MONTH1_SHIFT		0x04
> +#define PALMAS_ALARM_MONTHS_REG_ALARM_MONTH0_MASK		0x0F
> +#define PALMAS_ALARM_MONTHS_REG_ALARM_MONTH0_SHIFT		0x00
>  
>  /* Bit definitions for ALARM_YEARS_REG */
>  #define PALMAS_ALARM_YEARS_REG_ALARM_YEAR1_MASK			0xf0
> -#define PALMAS_ALARM_YEARS_REG_ALARM_YEAR1_SHIFT		4
> -#define PALMAS_ALARM_YEARS_REG_ALARM_YEAR0_MASK			0x0f
> -#define PALMAS_ALARM_YEARS_REG_ALARM_YEAR0_SHIFT		0
> +#define PALMAS_ALARM_YEARS_REG_ALARM_YEAR1_SHIFT		0x04
> +#define PALMAS_ALARM_YEARS_REG_ALARM_YEAR0_MASK			0x0F
> +#define PALMAS_ALARM_YEARS_REG_ALARM_YEAR0_SHIFT		0x00
>  
>  /* Bit definitions for RTC_CTRL_REG */
>  #define PALMAS_RTC_CTRL_REG_RTC_V_OPT				0x80
> -#define PALMAS_RTC_CTRL_REG_RTC_V_OPT_SHIFT			7
> +#define PALMAS_RTC_CTRL_REG_RTC_V_OPT_SHIFT			0x07
>  #define PALMAS_RTC_CTRL_REG_GET_TIME				0x40
> -#define PALMAS_RTC_CTRL_REG_GET_TIME_SHIFT			6
> +#define PALMAS_RTC_CTRL_REG_GET_TIME_SHIFT			0x06
>  #define PALMAS_RTC_CTRL_REG_SET_32_COUNTER			0x20
> -#define PALMAS_RTC_CTRL_REG_SET_32_COUNTER_SHIFT		5
> +#define PALMAS_RTC_CTRL_REG_SET_32_COUNTER_SHIFT		0x05
>  #define PALMAS_RTC_CTRL_REG_TEST_MODE				0x10
> -#define PALMAS_RTC_CTRL_REG_TEST_MODE_SHIFT			4
> +#define PALMAS_RTC_CTRL_REG_TEST_MODE_SHIFT			0x04
>  #define PALMAS_RTC_CTRL_REG_MODE_12_24				0x08
> -#define PALMAS_RTC_CTRL_REG_MODE_12_24_SHIFT			3
> +#define PALMAS_RTC_CTRL_REG_MODE_12_24_SHIFT			0x03
>  #define PALMAS_RTC_CTRL_REG_AUTO_COMP				0x04
> -#define PALMAS_RTC_CTRL_REG_AUTO_COMP_SHIFT			2
> +#define PALMAS_RTC_CTRL_REG_AUTO_COMP_SHIFT			0x02
>  #define PALMAS_RTC_CTRL_REG_ROUND_30S				0x02
> -#define PALMAS_RTC_CTRL_REG_ROUND_30S_SHIFT			1
> +#define PALMAS_RTC_CTRL_REG_ROUND_30S_SHIFT			0x01
>  #define PALMAS_RTC_CTRL_REG_STOP_RTC				0x01
> -#define PALMAS_RTC_CTRL_REG_STOP_RTC_SHIFT			0
> +#define PALMAS_RTC_CTRL_REG_STOP_RTC_SHIFT			0x00
>  
>  /* Bit definitions for RTC_STATUS_REG */
>  #define PALMAS_RTC_STATUS_REG_POWER_UP				0x80
> -#define PALMAS_RTC_STATUS_REG_POWER_UP_SHIFT			7
> +#define PALMAS_RTC_STATUS_REG_POWER_UP_SHIFT			0x07
>  #define PALMAS_RTC_STATUS_REG_ALARM				0x40
> -#define PALMAS_RTC_STATUS_REG_ALARM_SHIFT			6
> +#define PALMAS_RTC_STATUS_REG_ALARM_SHIFT			0x06
>  #define PALMAS_RTC_STATUS_REG_EVENT_1D				0x20
> -#define PALMAS_RTC_STATUS_REG_EVENT_1D_SHIFT			5
> +#define PALMAS_RTC_STATUS_REG_EVENT_1D_SHIFT			0x05
>  #define PALMAS_RTC_STATUS_REG_EVENT_1H				0x10
> -#define PALMAS_RTC_STATUS_REG_EVENT_1H_SHIFT			4
> +#define PALMAS_RTC_STATUS_REG_EVENT_1H_SHIFT			0x04
>  #define PALMAS_RTC_STATUS_REG_EVENT_1M				0x08
> -#define PALMAS_RTC_STATUS_REG_EVENT_1M_SHIFT			3
> +#define PALMAS_RTC_STATUS_REG_EVENT_1M_SHIFT			0x03
>  #define PALMAS_RTC_STATUS_REG_EVENT_1S				0x04
> -#define PALMAS_RTC_STATUS_REG_EVENT_1S_SHIFT			2
> +#define PALMAS_RTC_STATUS_REG_EVENT_1S_SHIFT			0x02
>  #define PALMAS_RTC_STATUS_REG_RUN				0x02
> -#define PALMAS_RTC_STATUS_REG_RUN_SHIFT				1
> +#define PALMAS_RTC_STATUS_REG_RUN_SHIFT				0x01
>  
>  /* Bit definitions for RTC_INTERRUPTS_REG */
>  #define PALMAS_RTC_INTERRUPTS_REG_IT_SLEEP_MASK_EN		0x10
> -#define PALMAS_RTC_INTERRUPTS_REG_IT_SLEEP_MASK_EN_SHIFT	4
> +#define PALMAS_RTC_INTERRUPTS_REG_IT_SLEEP_MASK_EN_SHIFT	0x04
>  #define PALMAS_RTC_INTERRUPTS_REG_IT_ALARM			0x08
> -#define PALMAS_RTC_INTERRUPTS_REG_IT_ALARM_SHIFT		3
> +#define PALMAS_RTC_INTERRUPTS_REG_IT_ALARM_SHIFT		0x03
>  #define PALMAS_RTC_INTERRUPTS_REG_IT_TIMER			0x04
> -#define PALMAS_RTC_INTERRUPTS_REG_IT_TIMER_SHIFT		2
> +#define PALMAS_RTC_INTERRUPTS_REG_IT_TIMER_SHIFT		0x02
>  #define PALMAS_RTC_INTERRUPTS_REG_EVERY_MASK			0x03
> -#define PALMAS_RTC_INTERRUPTS_REG_EVERY_SHIFT			0
> +#define PALMAS_RTC_INTERRUPTS_REG_EVERY_SHIFT			0x00
>  
>  /* Bit definitions for RTC_COMP_LSB_REG */
> -#define PALMAS_RTC_COMP_LSB_REG_RTC_COMP_LSB_MASK		0xff
> -#define PALMAS_RTC_COMP_LSB_REG_RTC_COMP_LSB_SHIFT		0
> +#define PALMAS_RTC_COMP_LSB_REG_RTC_COMP_LSB_MASK		0xFF
> +#define PALMAS_RTC_COMP_LSB_REG_RTC_COMP_LSB_SHIFT		0x00
>  
>  /* Bit definitions for RTC_COMP_MSB_REG */
> -#define PALMAS_RTC_COMP_MSB_REG_RTC_COMP_MSB_MASK		0xff
> -#define PALMAS_RTC_COMP_MSB_REG_RTC_COMP_MSB_SHIFT		0
> +#define PALMAS_RTC_COMP_MSB_REG_RTC_COMP_MSB_MASK		0xFF
> +#define PALMAS_RTC_COMP_MSB_REG_RTC_COMP_MSB_SHIFT		0x00
>  
>  /* Bit definitions for RTC_RES_PROG_REG */
> -#define PALMAS_RTC_RES_PROG_REG_SW_RES_PROG_MASK		0x3f
> -#define PALMAS_RTC_RES_PROG_REG_SW_RES_PROG_SHIFT		0
> +#define PALMAS_RTC_RES_PROG_REG_SW_RES_PROG_MASK		0x3F
> +#define PALMAS_RTC_RES_PROG_REG_SW_RES_PROG_SHIFT		0x00
>  
>  /* Bit definitions for RTC_RESET_STATUS_REG */
>  #define PALMAS_RTC_RESET_STATUS_REG_RESET_STATUS		0x01
> -#define PALMAS_RTC_RESET_STATUS_REG_RESET_STATUS_SHIFT		0
> +#define PALMAS_RTC_RESET_STATUS_REG_RESET_STATUS_SHIFT		0x00
>  
>  /* Registers for function BACKUP */
> -#define PALMAS_BACKUP0						0x0
> -#define PALMAS_BACKUP1						0x1
> -#define PALMAS_BACKUP2						0x2
> -#define PALMAS_BACKUP3						0x3
> -#define PALMAS_BACKUP4						0x4
> -#define PALMAS_BACKUP5						0x5
> -#define PALMAS_BACKUP6						0x6
> -#define PALMAS_BACKUP7						0x7
> +#define PALMAS_BACKUP0						0x00
> +#define PALMAS_BACKUP1						0x01
> +#define PALMAS_BACKUP2						0x02
> +#define PALMAS_BACKUP3						0x03
> +#define PALMAS_BACKUP4						0x04
> +#define PALMAS_BACKUP5						0x05
> +#define PALMAS_BACKUP6						0x06
> +#define PALMAS_BACKUP7						0x07
>  
>  /* Bit definitions for BACKUP0 */
> -#define PALMAS_BACKUP0_BACKUP_MASK				0xff
> -#define PALMAS_BACKUP0_BACKUP_SHIFT				0
> +#define PALMAS_BACKUP0_BACKUP_MASK				0xFF
> +#define PALMAS_BACKUP0_BACKUP_SHIFT				0x00
>  
>  /* Bit definitions for BACKUP1 */
> -#define PALMAS_BACKUP1_BACKUP_MASK				0xff
> -#define PALMAS_BACKUP1_BACKUP_SHIFT				0
> +#define PALMAS_BACKUP1_BACKUP_MASK				0xFF
> +#define PALMAS_BACKUP1_BACKUP_SHIFT				0x00
>  
>  /* Bit definitions for BACKUP2 */
> -#define PALMAS_BACKUP2_BACKUP_MASK				0xff
> -#define PALMAS_BACKUP2_BACKUP_SHIFT				0
> +#define PALMAS_BACKUP2_BACKUP_MASK				0xFF
> +#define PALMAS_BACKUP2_BACKUP_SHIFT				0x00
>  
>  /* Bit definitions for BACKUP3 */
> -#define PALMAS_BACKUP3_BACKUP_MASK				0xff
> -#define PALMAS_BACKUP3_BACKUP_SHIFT				0
> +#define PALMAS_BACKUP3_BACKUP_MASK				0xFF
> +#define PALMAS_BACKUP3_BACKUP_SHIFT				0x00
>  
>  /* Bit definitions for BACKUP4 */
> -#define PALMAS_BACKUP4_BACKUP_MASK				0xff
> -#define PALMAS_BACKUP4_BACKUP_SHIFT				0
> +#define PALMAS_BACKUP4_BACKUP_MASK				0xFF
> +#define PALMAS_BACKUP4_BACKUP_SHIFT				0x00
>  
>  /* Bit definitions for BACKUP5 */
> -#define PALMAS_BACKUP5_BACKUP_MASK				0xff
> -#define PALMAS_BACKUP5_BACKUP_SHIFT				0
> +#define PALMAS_BACKUP5_BACKUP_MASK				0xFF
> +#define PALMAS_BACKUP5_BACKUP_SHIFT				0x00
>  
>  /* Bit definitions for BACKUP6 */
> -#define PALMAS_BACKUP6_BACKUP_MASK				0xff
> -#define PALMAS_BACKUP6_BACKUP_SHIFT				0
> +#define PALMAS_BACKUP6_BACKUP_MASK				0xFF
> +#define PALMAS_BACKUP6_BACKUP_SHIFT				0x00
>  
>  /* Bit definitions for BACKUP7 */
> -#define PALMAS_BACKUP7_BACKUP_MASK				0xff
> -#define PALMAS_BACKUP7_BACKUP_SHIFT				0
> +#define PALMAS_BACKUP7_BACKUP_MASK				0xFF
> +#define PALMAS_BACKUP7_BACKUP_SHIFT				0x00
>  
>  /* Registers for function SMPS */
> -#define PALMAS_SMPS12_CTRL					0x0
> -#define PALMAS_SMPS12_TSTEP					0x1
> -#define PALMAS_SMPS12_FORCE					0x2
> -#define PALMAS_SMPS12_VOLTAGE					0x3
> -#define PALMAS_SMPS3_CTRL					0x4
> -#define PALMAS_SMPS3_VOLTAGE					0x7
> -#define PALMAS_SMPS45_CTRL					0x8
> -#define PALMAS_SMPS45_TSTEP					0x9
> -#define PALMAS_SMPS45_FORCE					0xA
> -#define PALMAS_SMPS45_VOLTAGE					0xB
> -#define PALMAS_SMPS6_CTRL					0xC
> -#define PALMAS_SMPS6_TSTEP					0xD
> -#define PALMAS_SMPS6_FORCE					0xE
> -#define PALMAS_SMPS6_VOLTAGE					0xF
> +#define PALMAS_SMPS12_CTRL					0x00
> +#define PALMAS_SMPS12_TSTEP					0x01
> +#define PALMAS_SMPS12_FORCE					0x02
> +#define PALMAS_SMPS12_VOLTAGE					0x03
> +#define PALMAS_SMPS3_CTRL					0x04
> +#define PALMAS_SMPS3_VOLTAGE					0x07
> +#define PALMAS_SMPS45_CTRL					0x08
> +#define PALMAS_SMPS45_TSTEP					0x09
> +#define PALMAS_SMPS45_FORCE					0x0A
> +#define PALMAS_SMPS45_VOLTAGE					0x0B
> +#define PALMAS_SMPS6_CTRL					0x0C
> +#define PALMAS_SMPS6_TSTEP					0x0D
> +#define PALMAS_SMPS6_FORCE					0x0E
> +#define PALMAS_SMPS6_VOLTAGE					0x0F
>  #define PALMAS_SMPS7_CTRL					0x10
>  #define PALMAS_SMPS7_VOLTAGE					0x13
>  #define PALMAS_SMPS8_CTRL					0x14
> @@ -744,303 +744,303 @@ enum usb_irq_events {
>  
>  /* Bit definitions for SMPS12_CTRL */
>  #define PALMAS_SMPS12_CTRL_WR_S					0x80
> -#define PALMAS_SMPS12_CTRL_WR_S_SHIFT				7
> +#define PALMAS_SMPS12_CTRL_WR_S_SHIFT				0x07
>  #define PALMAS_SMPS12_CTRL_ROOF_FLOOR_EN			0x40
> -#define PALMAS_SMPS12_CTRL_ROOF_FLOOR_EN_SHIFT			6
> +#define PALMAS_SMPS12_CTRL_ROOF_FLOOR_EN_SHIFT			0x06
>  #define PALMAS_SMPS12_CTRL_STATUS_MASK				0x30
> -#define PALMAS_SMPS12_CTRL_STATUS_SHIFT				4
> +#define PALMAS_SMPS12_CTRL_STATUS_SHIFT				0x04
>  #define PALMAS_SMPS12_CTRL_MODE_SLEEP_MASK			0x0c
> -#define PALMAS_SMPS12_CTRL_MODE_SLEEP_SHIFT			2
> +#define PALMAS_SMPS12_CTRL_MODE_SLEEP_SHIFT			0x02
>  #define PALMAS_SMPS12_CTRL_MODE_ACTIVE_MASK			0x03
> -#define PALMAS_SMPS12_CTRL_MODE_ACTIVE_SHIFT			0
> +#define PALMAS_SMPS12_CTRL_MODE_ACTIVE_SHIFT			0x00
>  
>  /* Bit definitions for SMPS12_TSTEP */
>  #define PALMAS_SMPS12_TSTEP_TSTEP_MASK				0x03
> -#define PALMAS_SMPS12_TSTEP_TSTEP_SHIFT				0
> +#define PALMAS_SMPS12_TSTEP_TSTEP_SHIFT				0x00
>  
>  /* Bit definitions for SMPS12_FORCE */
>  #define PALMAS_SMPS12_FORCE_CMD					0x80
> -#define PALMAS_SMPS12_FORCE_CMD_SHIFT				7
> -#define PALMAS_SMPS12_FORCE_VSEL_MASK				0x7f
> -#define PALMAS_SMPS12_FORCE_VSEL_SHIFT				0
> +#define PALMAS_SMPS12_FORCE_CMD_SHIFT				0x07
> +#define PALMAS_SMPS12_FORCE_VSEL_MASK				0x7F
> +#define PALMAS_SMPS12_FORCE_VSEL_SHIFT				0x00
>  
>  /* Bit definitions for SMPS12_VOLTAGE */
>  #define PALMAS_SMPS12_VOLTAGE_RANGE				0x80
> -#define PALMAS_SMPS12_VOLTAGE_RANGE_SHIFT			7
> -#define PALMAS_SMPS12_VOLTAGE_VSEL_MASK				0x7f
> -#define PALMAS_SMPS12_VOLTAGE_VSEL_SHIFT			0
> +#define PALMAS_SMPS12_VOLTAGE_RANGE_SHIFT			0x07
> +#define PALMAS_SMPS12_VOLTAGE_VSEL_MASK				0x7F
> +#define PALMAS_SMPS12_VOLTAGE_VSEL_SHIFT			0x00
>  
>  /* Bit definitions for SMPS3_CTRL */
>  #define PALMAS_SMPS3_CTRL_WR_S					0x80
> -#define PALMAS_SMPS3_CTRL_WR_S_SHIFT				7
> +#define PALMAS_SMPS3_CTRL_WR_S_SHIFT				0x07
>  #define PALMAS_SMPS3_CTRL_STATUS_MASK				0x30
> -#define PALMAS_SMPS3_CTRL_STATUS_SHIFT				4
> +#define PALMAS_SMPS3_CTRL_STATUS_SHIFT				0x04
>  #define PALMAS_SMPS3_CTRL_MODE_SLEEP_MASK			0x0c
> -#define PALMAS_SMPS3_CTRL_MODE_SLEEP_SHIFT			2
> +#define PALMAS_SMPS3_CTRL_MODE_SLEEP_SHIFT			0x02
>  #define PALMAS_SMPS3_CTRL_MODE_ACTIVE_MASK			0x03
> -#define PALMAS_SMPS3_CTRL_MODE_ACTIVE_SHIFT			0
> +#define PALMAS_SMPS3_CTRL_MODE_ACTIVE_SHIFT			0x00
>  
>  /* Bit definitions for SMPS3_VOLTAGE */
>  #define PALMAS_SMPS3_VOLTAGE_RANGE				0x80
> -#define PALMAS_SMPS3_VOLTAGE_RANGE_SHIFT			7
> -#define PALMAS_SMPS3_VOLTAGE_VSEL_MASK				0x7f
> -#define PALMAS_SMPS3_VOLTAGE_VSEL_SHIFT				0
> +#define PALMAS_SMPS3_VOLTAGE_RANGE_SHIFT			0x07
> +#define PALMAS_SMPS3_VOLTAGE_VSEL_MASK				0x7F
> +#define PALMAS_SMPS3_VOLTAGE_VSEL_SHIFT				0x00
>  
>  /* Bit definitions for SMPS45_CTRL */
>  #define PALMAS_SMPS45_CTRL_WR_S					0x80
> -#define PALMAS_SMPS45_CTRL_WR_S_SHIFT				7
> +#define PALMAS_SMPS45_CTRL_WR_S_SHIFT				0x07
>  #define PALMAS_SMPS45_CTRL_ROOF_FLOOR_EN			0x40
> -#define PALMAS_SMPS45_CTRL_ROOF_FLOOR_EN_SHIFT			6
> +#define PALMAS_SMPS45_CTRL_ROOF_FLOOR_EN_SHIFT			0x06
>  #define PALMAS_SMPS45_CTRL_STATUS_MASK				0x30
> -#define PALMAS_SMPS45_CTRL_STATUS_SHIFT				4
> +#define PALMAS_SMPS45_CTRL_STATUS_SHIFT				0x04
>  #define PALMAS_SMPS45_CTRL_MODE_SLEEP_MASK			0x0c
> -#define PALMAS_SMPS45_CTRL_MODE_SLEEP_SHIFT			2
> +#define PALMAS_SMPS45_CTRL_MODE_SLEEP_SHIFT			0x02
>  #define PALMAS_SMPS45_CTRL_MODE_ACTIVE_MASK			0x03
> -#define PALMAS_SMPS45_CTRL_MODE_ACTIVE_SHIFT			0
> +#define PALMAS_SMPS45_CTRL_MODE_ACTIVE_SHIFT			0x00
>  
>  /* Bit definitions for SMPS45_TSTEP */
>  #define PALMAS_SMPS45_TSTEP_TSTEP_MASK				0x03
> -#define PALMAS_SMPS45_TSTEP_TSTEP_SHIFT				0
> +#define PALMAS_SMPS45_TSTEP_TSTEP_SHIFT				0x00
>  
>  /* Bit definitions for SMPS45_FORCE */
>  #define PALMAS_SMPS45_FORCE_CMD					0x80
> -#define PALMAS_SMPS45_FORCE_CMD_SHIFT				7
> -#define PALMAS_SMPS45_FORCE_VSEL_MASK				0x7f
> -#define PALMAS_SMPS45_FORCE_VSEL_SHIFT				0
> +#define PALMAS_SMPS45_FORCE_CMD_SHIFT				0x07
> +#define PALMAS_SMPS45_FORCE_VSEL_MASK				0x7F
> +#define PALMAS_SMPS45_FORCE_VSEL_SHIFT				0x00
>  
>  /* Bit definitions for SMPS45_VOLTAGE */
>  #define PALMAS_SMPS45_VOLTAGE_RANGE				0x80
> -#define PALMAS_SMPS45_VOLTAGE_RANGE_SHIFT			7
> -#define PALMAS_SMPS45_VOLTAGE_VSEL_MASK				0x7f
> -#define PALMAS_SMPS45_VOLTAGE_VSEL_SHIFT			0
> +#define PALMAS_SMPS45_VOLTAGE_RANGE_SHIFT			0x07
> +#define PALMAS_SMPS45_VOLTAGE_VSEL_MASK				0x7F
> +#define PALMAS_SMPS45_VOLTAGE_VSEL_SHIFT			0x00
>  
>  /* Bit definitions for SMPS6_CTRL */
>  #define PALMAS_SMPS6_CTRL_WR_S					0x80
> -#define PALMAS_SMPS6_CTRL_WR_S_SHIFT				7
> +#define PALMAS_SMPS6_CTRL_WR_S_SHIFT				0x07
>  #define PALMAS_SMPS6_CTRL_ROOF_FLOOR_EN				0x40
> -#define PALMAS_SMPS6_CTRL_ROOF_FLOOR_EN_SHIFT			6
> +#define PALMAS_SMPS6_CTRL_ROOF_FLOOR_EN_SHIFT			0x06
>  #define PALMAS_SMPS6_CTRL_STATUS_MASK				0x30
> -#define PALMAS_SMPS6_CTRL_STATUS_SHIFT				4
> +#define PALMAS_SMPS6_CTRL_STATUS_SHIFT				0x04
>  #define PALMAS_SMPS6_CTRL_MODE_SLEEP_MASK			0x0c
> -#define PALMAS_SMPS6_CTRL_MODE_SLEEP_SHIFT			2
> +#define PALMAS_SMPS6_CTRL_MODE_SLEEP_SHIFT			0x02
>  #define PALMAS_SMPS6_CTRL_MODE_ACTIVE_MASK			0x03
> -#define PALMAS_SMPS6_CTRL_MODE_ACTIVE_SHIFT			0
> +#define PALMAS_SMPS6_CTRL_MODE_ACTIVE_SHIFT			0x00
>  
>  /* Bit definitions for SMPS6_TSTEP */
>  #define PALMAS_SMPS6_TSTEP_TSTEP_MASK				0x03
> -#define PALMAS_SMPS6_TSTEP_TSTEP_SHIFT				0
> +#define PALMAS_SMPS6_TSTEP_TSTEP_SHIFT				0x00
>  
>  /* Bit definitions for SMPS6_FORCE */
>  #define PALMAS_SMPS6_FORCE_CMD					0x80
> -#define PALMAS_SMPS6_FORCE_CMD_SHIFT				7
> -#define PALMAS_SMPS6_FORCE_VSEL_MASK				0x7f
> -#define PALMAS_SMPS6_FORCE_VSEL_SHIFT				0
> +#define PALMAS_SMPS6_FORCE_CMD_SHIFT				0x07
> +#define PALMAS_SMPS6_FORCE_VSEL_MASK				0x7F
> +#define PALMAS_SMPS6_FORCE_VSEL_SHIFT				0x00
>  
>  /* Bit definitions for SMPS6_VOLTAGE */
>  #define PALMAS_SMPS6_VOLTAGE_RANGE				0x80
> -#define PALMAS_SMPS6_VOLTAGE_RANGE_SHIFT			7
> -#define PALMAS_SMPS6_VOLTAGE_VSEL_MASK				0x7f
> -#define PALMAS_SMPS6_VOLTAGE_VSEL_SHIFT				0
> +#define PALMAS_SMPS6_VOLTAGE_RANGE_SHIFT			0x07
> +#define PALMAS_SMPS6_VOLTAGE_VSEL_MASK				0x7F
> +#define PALMAS_SMPS6_VOLTAGE_VSEL_SHIFT				0x00
>  
>  /* Bit definitions for SMPS7_CTRL */
>  #define PALMAS_SMPS7_CTRL_WR_S					0x80
> -#define PALMAS_SMPS7_CTRL_WR_S_SHIFT				7
> +#define PALMAS_SMPS7_CTRL_WR_S_SHIFT				0x07
>  #define PALMAS_SMPS7_CTRL_STATUS_MASK				0x30
> -#define PALMAS_SMPS7_CTRL_STATUS_SHIFT				4
> +#define PALMAS_SMPS7_CTRL_STATUS_SHIFT				0x04
>  #define PALMAS_SMPS7_CTRL_MODE_SLEEP_MASK			0x0c
> -#define PALMAS_SMPS7_CTRL_MODE_SLEEP_SHIFT			2
> +#define PALMAS_SMPS7_CTRL_MODE_SLEEP_SHIFT			0x02
>  #define PALMAS_SMPS7_CTRL_MODE_ACTIVE_MASK			0x03
> -#define PALMAS_SMPS7_CTRL_MODE_ACTIVE_SHIFT			0
> +#define PALMAS_SMPS7_CTRL_MODE_ACTIVE_SHIFT			0x00
>  
>  /* Bit definitions for SMPS7_VOLTAGE */
>  #define PALMAS_SMPS7_VOLTAGE_RANGE				0x80
> -#define PALMAS_SMPS7_VOLTAGE_RANGE_SHIFT			7
> -#define PALMAS_SMPS7_VOLTAGE_VSEL_MASK				0x7f
> -#define PALMAS_SMPS7_VOLTAGE_VSEL_SHIFT				0
> +#define PALMAS_SMPS7_VOLTAGE_RANGE_SHIFT			0x07
> +#define PALMAS_SMPS7_VOLTAGE_VSEL_MASK				0x7F
> +#define PALMAS_SMPS7_VOLTAGE_VSEL_SHIFT				0x00
>  
>  /* Bit definitions for SMPS8_CTRL */
>  #define PALMAS_SMPS8_CTRL_WR_S					0x80
> -#define PALMAS_SMPS8_CTRL_WR_S_SHIFT				7
> +#define PALMAS_SMPS8_CTRL_WR_S_SHIFT				0x07
>  #define PALMAS_SMPS8_CTRL_ROOF_FLOOR_EN				0x40
> -#define PALMAS_SMPS8_CTRL_ROOF_FLOOR_EN_SHIFT			6
> +#define PALMAS_SMPS8_CTRL_ROOF_FLOOR_EN_SHIFT			0x06
>  #define PALMAS_SMPS8_CTRL_STATUS_MASK				0x30
> -#define PALMAS_SMPS8_CTRL_STATUS_SHIFT				4
> +#define PALMAS_SMPS8_CTRL_STATUS_SHIFT				0x04
>  #define PALMAS_SMPS8_CTRL_MODE_SLEEP_MASK			0x0c
> -#define PALMAS_SMPS8_CTRL_MODE_SLEEP_SHIFT			2
> +#define PALMAS_SMPS8_CTRL_MODE_SLEEP_SHIFT			0x02
>  #define PALMAS_SMPS8_CTRL_MODE_ACTIVE_MASK			0x03
> -#define PALMAS_SMPS8_CTRL_MODE_ACTIVE_SHIFT			0
> +#define PALMAS_SMPS8_CTRL_MODE_ACTIVE_SHIFT			0x00
>  
>  /* Bit definitions for SMPS8_TSTEP */
>  #define PALMAS_SMPS8_TSTEP_TSTEP_MASK				0x03
> -#define PALMAS_SMPS8_TSTEP_TSTEP_SHIFT				0
> +#define PALMAS_SMPS8_TSTEP_TSTEP_SHIFT				0x00
>  
>  /* Bit definitions for SMPS8_FORCE */
>  #define PALMAS_SMPS8_FORCE_CMD					0x80
> -#define PALMAS_SMPS8_FORCE_CMD_SHIFT				7
> -#define PALMAS_SMPS8_FORCE_VSEL_MASK				0x7f
> -#define PALMAS_SMPS8_FORCE_VSEL_SHIFT				0
> +#define PALMAS_SMPS8_FORCE_CMD_SHIFT				0x07
> +#define PALMAS_SMPS8_FORCE_VSEL_MASK				0x7F
> +#define PALMAS_SMPS8_FORCE_VSEL_SHIFT				0x00
>  
>  /* Bit definitions for SMPS8_VOLTAGE */
>  #define PALMAS_SMPS8_VOLTAGE_RANGE				0x80
> -#define PALMAS_SMPS8_VOLTAGE_RANGE_SHIFT			7
> -#define PALMAS_SMPS8_VOLTAGE_VSEL_MASK				0x7f
> -#define PALMAS_SMPS8_VOLTAGE_VSEL_SHIFT				0
> +#define PALMAS_SMPS8_VOLTAGE_RANGE_SHIFT			0x07
> +#define PALMAS_SMPS8_VOLTAGE_VSEL_MASK				0x7F
> +#define PALMAS_SMPS8_VOLTAGE_VSEL_SHIFT				0x00
>  
>  /* Bit definitions for SMPS9_CTRL */
>  #define PALMAS_SMPS9_CTRL_WR_S					0x80
> -#define PALMAS_SMPS9_CTRL_WR_S_SHIFT				7
> +#define PALMAS_SMPS9_CTRL_WR_S_SHIFT				0x07
>  #define PALMAS_SMPS9_CTRL_STATUS_MASK				0x30
> -#define PALMAS_SMPS9_CTRL_STATUS_SHIFT				4
> +#define PALMAS_SMPS9_CTRL_STATUS_SHIFT				0x04
>  #define PALMAS_SMPS9_CTRL_MODE_SLEEP_MASK			0x0c
> -#define PALMAS_SMPS9_CTRL_MODE_SLEEP_SHIFT			2
> +#define PALMAS_SMPS9_CTRL_MODE_SLEEP_SHIFT			0x02
>  #define PALMAS_SMPS9_CTRL_MODE_ACTIVE_MASK			0x03
> -#define PALMAS_SMPS9_CTRL_MODE_ACTIVE_SHIFT			0
> +#define PALMAS_SMPS9_CTRL_MODE_ACTIVE_SHIFT			0x00
>  
>  /* Bit definitions for SMPS9_VOLTAGE */
>  #define PALMAS_SMPS9_VOLTAGE_RANGE				0x80
> -#define PALMAS_SMPS9_VOLTAGE_RANGE_SHIFT			7
> -#define PALMAS_SMPS9_VOLTAGE_VSEL_MASK				0x7f
> -#define PALMAS_SMPS9_VOLTAGE_VSEL_SHIFT				0
> +#define PALMAS_SMPS9_VOLTAGE_RANGE_SHIFT			0x07
> +#define PALMAS_SMPS9_VOLTAGE_VSEL_MASK				0x7F
> +#define PALMAS_SMPS9_VOLTAGE_VSEL_SHIFT				0x00
>  
>  /* Bit definitions for SMPS10_CTRL */
>  #define PALMAS_SMPS10_CTRL_MODE_SLEEP_MASK			0xf0
> -#define PALMAS_SMPS10_CTRL_MODE_SLEEP_SHIFT			4
> -#define PALMAS_SMPS10_CTRL_MODE_ACTIVE_MASK			0x0f
> -#define PALMAS_SMPS10_CTRL_MODE_ACTIVE_SHIFT			0
> +#define PALMAS_SMPS10_CTRL_MODE_SLEEP_SHIFT			0x04
> +#define PALMAS_SMPS10_CTRL_MODE_ACTIVE_MASK			0x0F
> +#define PALMAS_SMPS10_CTRL_MODE_ACTIVE_SHIFT			0x00
>  
>  /* Bit definitions for SMPS10_STATUS */
> -#define PALMAS_SMPS10_STATUS_STATUS_MASK			0x0f
> -#define PALMAS_SMPS10_STATUS_STATUS_SHIFT			0
> +#define PALMAS_SMPS10_STATUS_STATUS_MASK			0x0F
> +#define PALMAS_SMPS10_STATUS_STATUS_SHIFT			0x00
>  
>  /* Bit definitions for SMPS_CTRL */
>  #define PALMAS_SMPS_CTRL_SMPS45_SMPS457_EN			0x20
> -#define PALMAS_SMPS_CTRL_SMPS45_SMPS457_EN_SHIFT		5
> +#define PALMAS_SMPS_CTRL_SMPS45_SMPS457_EN_SHIFT		0x05
>  #define PALMAS_SMPS_CTRL_SMPS12_SMPS123_EN			0x10
> -#define PALMAS_SMPS_CTRL_SMPS12_SMPS123_EN_SHIFT		4
> +#define PALMAS_SMPS_CTRL_SMPS12_SMPS123_EN_SHIFT		0x04
>  #define PALMAS_SMPS_CTRL_SMPS45_PHASE_CTRL_MASK			0x0c
> -#define PALMAS_SMPS_CTRL_SMPS45_PHASE_CTRL_SHIFT		2
> +#define PALMAS_SMPS_CTRL_SMPS45_PHASE_CTRL_SHIFT		0x02
>  #define PALMAS_SMPS_CTRL_SMPS123_PHASE_CTRL_MASK		0x03
> -#define PALMAS_SMPS_CTRL_SMPS123_PHASE_CTRL_SHIFT		0
> +#define PALMAS_SMPS_CTRL_SMPS123_PHASE_CTRL_SHIFT		0x00
>  
>  /* Bit definitions for SMPS_PD_CTRL */
>  #define PALMAS_SMPS_PD_CTRL_SMPS9				0x40
> -#define PALMAS_SMPS_PD_CTRL_SMPS9_SHIFT				6
> +#define PALMAS_SMPS_PD_CTRL_SMPS9_SHIFT				0x06
>  #define PALMAS_SMPS_PD_CTRL_SMPS8				0x20
> -#define PALMAS_SMPS_PD_CTRL_SMPS8_SHIFT				5
> +#define PALMAS_SMPS_PD_CTRL_SMPS8_SHIFT				0x05
>  #define PALMAS_SMPS_PD_CTRL_SMPS7				0x10
> -#define PALMAS_SMPS_PD_CTRL_SMPS7_SHIFT				4
> +#define PALMAS_SMPS_PD_CTRL_SMPS7_SHIFT				0x04
>  #define PALMAS_SMPS_PD_CTRL_SMPS6				0x08
> -#define PALMAS_SMPS_PD_CTRL_SMPS6_SHIFT				3
> +#define PALMAS_SMPS_PD_CTRL_SMPS6_SHIFT				0x03
>  #define PALMAS_SMPS_PD_CTRL_SMPS45				0x04
> -#define PALMAS_SMPS_PD_CTRL_SMPS45_SHIFT			2
> +#define PALMAS_SMPS_PD_CTRL_SMPS45_SHIFT			0x02
>  #define PALMAS_SMPS_PD_CTRL_SMPS3				0x02
> -#define PALMAS_SMPS_PD_CTRL_SMPS3_SHIFT				1
> +#define PALMAS_SMPS_PD_CTRL_SMPS3_SHIFT				0x01
>  #define PALMAS_SMPS_PD_CTRL_SMPS12				0x01
> -#define PALMAS_SMPS_PD_CTRL_SMPS12_SHIFT			0
> +#define PALMAS_SMPS_PD_CTRL_SMPS12_SHIFT			0x00
>  
>  /* Bit definitions for SMPS_THERMAL_EN */
>  #define PALMAS_SMPS_THERMAL_EN_SMPS9				0x40
> -#define PALMAS_SMPS_THERMAL_EN_SMPS9_SHIFT			6
> +#define PALMAS_SMPS_THERMAL_EN_SMPS9_SHIFT			0x06
>  #define PALMAS_SMPS_THERMAL_EN_SMPS8				0x20
> -#define PALMAS_SMPS_THERMAL_EN_SMPS8_SHIFT			5
> +#define PALMAS_SMPS_THERMAL_EN_SMPS8_SHIFT			0x05
>  #define PALMAS_SMPS_THERMAL_EN_SMPS6				0x08
> -#define PALMAS_SMPS_THERMAL_EN_SMPS6_SHIFT			3
> +#define PALMAS_SMPS_THERMAL_EN_SMPS6_SHIFT			0x03
>  #define PALMAS_SMPS_THERMAL_EN_SMPS457				0x04
> -#define PALMAS_SMPS_THERMAL_EN_SMPS457_SHIFT			2
> +#define PALMAS_SMPS_THERMAL_EN_SMPS457_SHIFT			0x02
>  #define PALMAS_SMPS_THERMAL_EN_SMPS123				0x01
> -#define PALMAS_SMPS_THERMAL_EN_SMPS123_SHIFT			0
> +#define PALMAS_SMPS_THERMAL_EN_SMPS123_SHIFT			0x00
>  
>  /* Bit definitions for SMPS_THERMAL_STATUS */
>  #define PALMAS_SMPS_THERMAL_STATUS_SMPS9			0x40
> -#define PALMAS_SMPS_THERMAL_STATUS_SMPS9_SHIFT			6
> +#define PALMAS_SMPS_THERMAL_STATUS_SMPS9_SHIFT			0x06
>  #define PALMAS_SMPS_THERMAL_STATUS_SMPS8			0x20
> -#define PALMAS_SMPS_THERMAL_STATUS_SMPS8_SHIFT			5
> +#define PALMAS_SMPS_THERMAL_STATUS_SMPS8_SHIFT			0x05
>  #define PALMAS_SMPS_THERMAL_STATUS_SMPS6			0x08
> -#define PALMAS_SMPS_THERMAL_STATUS_SMPS6_SHIFT			3
> +#define PALMAS_SMPS_THERMAL_STATUS_SMPS6_SHIFT			0x03
>  #define PALMAS_SMPS_THERMAL_STATUS_SMPS457			0x04
> -#define PALMAS_SMPS_THERMAL_STATUS_SMPS457_SHIFT		2
> +#define PALMAS_SMPS_THERMAL_STATUS_SMPS457_SHIFT		0x02
>  #define PALMAS_SMPS_THERMAL_STATUS_SMPS123			0x01
> -#define PALMAS_SMPS_THERMAL_STATUS_SMPS123_SHIFT		0
> +#define PALMAS_SMPS_THERMAL_STATUS_SMPS123_SHIFT		0x00
>  
>  /* Bit definitions for SMPS_SHORT_STATUS */
>  #define PALMAS_SMPS_SHORT_STATUS_SMPS10				0x80
> -#define PALMAS_SMPS_SHORT_STATUS_SMPS10_SHIFT			7
> +#define PALMAS_SMPS_SHORT_STATUS_SMPS10_SHIFT			0x07
>  #define PALMAS_SMPS_SHORT_STATUS_SMPS9				0x40
> -#define PALMAS_SMPS_SHORT_STATUS_SMPS9_SHIFT			6
> +#define PALMAS_SMPS_SHORT_STATUS_SMPS9_SHIFT			0x06
>  #define PALMAS_SMPS_SHORT_STATUS_SMPS8				0x20
> -#define PALMAS_SMPS_SHORT_STATUS_SMPS8_SHIFT			5
> +#define PALMAS_SMPS_SHORT_STATUS_SMPS8_SHIFT			0x05
>  #define PALMAS_SMPS_SHORT_STATUS_SMPS7				0x10
> -#define PALMAS_SMPS_SHORT_STATUS_SMPS7_SHIFT			4
> +#define PALMAS_SMPS_SHORT_STATUS_SMPS7_SHIFT			0x04
>  #define PALMAS_SMPS_SHORT_STATUS_SMPS6				0x08
> -#define PALMAS_SMPS_SHORT_STATUS_SMPS6_SHIFT			3
> +#define PALMAS_SMPS_SHORT_STATUS_SMPS6_SHIFT			0x03
>  #define PALMAS_SMPS_SHORT_STATUS_SMPS45				0x04
> -#define PALMAS_SMPS_SHORT_STATUS_SMPS45_SHIFT			2
> +#define PALMAS_SMPS_SHORT_STATUS_SMPS45_SHIFT			0x02
>  #define PALMAS_SMPS_SHORT_STATUS_SMPS3				0x02
> -#define PALMAS_SMPS_SHORT_STATUS_SMPS3_SHIFT			1
> +#define PALMAS_SMPS_SHORT_STATUS_SMPS3_SHIFT			0x01
>  #define PALMAS_SMPS_SHORT_STATUS_SMPS12				0x01
> -#define PALMAS_SMPS_SHORT_STATUS_SMPS12_SHIFT			0
> +#define PALMAS_SMPS_SHORT_STATUS_SMPS12_SHIFT			0x00
>  
>  /* Bit definitions for SMPS_NEGATIVE_CURRENT_LIMIT_EN */
>  #define PALMAS_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS9		0x40
> -#define PALMAS_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS9_SHIFT	6
> +#define PALMAS_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS9_SHIFT	0x06
>  #define PALMAS_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS8		0x20
> -#define PALMAS_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS8_SHIFT	5
> +#define PALMAS_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS8_SHIFT	0x05
>  #define PALMAS_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS7		0x10
> -#define PALMAS_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS7_SHIFT	4
> +#define PALMAS_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS7_SHIFT	0x04
>  #define PALMAS_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS6		0x08
> -#define PALMAS_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS6_SHIFT	3
> +#define PALMAS_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS6_SHIFT	0x03
>  #define PALMAS_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS45		0x04
> -#define PALMAS_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS45_SHIFT	2
> +#define PALMAS_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS45_SHIFT	0x02
>  #define PALMAS_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS3		0x02
> -#define PALMAS_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS3_SHIFT	1
> +#define PALMAS_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS3_SHIFT	0x01
>  #define PALMAS_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS12		0x01
> -#define PALMAS_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS12_SHIFT	0
> +#define PALMAS_SMPS_NEGATIVE_CURRENT_LIMIT_EN_SMPS12_SHIFT	0x00
>  
>  /* Bit definitions for SMPS_POWERGOOD_MASK1 */
>  #define PALMAS_SMPS_POWERGOOD_MASK1_SMPS10			0x80
> -#define PALMAS_SMPS_POWERGOOD_MASK1_SMPS10_SHIFT		7
> +#define PALMAS_SMPS_POWERGOOD_MASK1_SMPS10_SHIFT		0x07
>  #define PALMAS_SMPS_POWERGOOD_MASK1_SMPS9			0x40
> -#define PALMAS_SMPS_POWERGOOD_MASK1_SMPS9_SHIFT			6
> +#define PALMAS_SMPS_POWERGOOD_MASK1_SMPS9_SHIFT			0x06
>  #define PALMAS_SMPS_POWERGOOD_MASK1_SMPS8			0x20
> -#define PALMAS_SMPS_POWERGOOD_MASK1_SMPS8_SHIFT			5
> +#define PALMAS_SMPS_POWERGOOD_MASK1_SMPS8_SHIFT			0x05
>  #define PALMAS_SMPS_POWERGOOD_MASK1_SMPS7			0x10
> -#define PALMAS_SMPS_POWERGOOD_MASK1_SMPS7_SHIFT			4
> +#define PALMAS_SMPS_POWERGOOD_MASK1_SMPS7_SHIFT			0x04
>  #define PALMAS_SMPS_POWERGOOD_MASK1_SMPS6			0x08
> -#define PALMAS_SMPS_POWERGOOD_MASK1_SMPS6_SHIFT			3
> +#define PALMAS_SMPS_POWERGOOD_MASK1_SMPS6_SHIFT			0x03
>  #define PALMAS_SMPS_POWERGOOD_MASK1_SMPS45			0x04
> -#define PALMAS_SMPS_POWERGOOD_MASK1_SMPS45_SHIFT		2
> +#define PALMAS_SMPS_POWERGOOD_MASK1_SMPS45_SHIFT		0x02
>  #define PALMAS_SMPS_POWERGOOD_MASK1_SMPS3			0x02
> -#define PALMAS_SMPS_POWERGOOD_MASK1_SMPS3_SHIFT			1
> +#define PALMAS_SMPS_POWERGOOD_MASK1_SMPS3_SHIFT			0x01
>  #define PALMAS_SMPS_POWERGOOD_MASK1_SMPS12			0x01
> -#define PALMAS_SMPS_POWERGOOD_MASK1_SMPS12_SHIFT		0
> +#define PALMAS_SMPS_POWERGOOD_MASK1_SMPS12_SHIFT		0x00
>  
>  /* Bit definitions for SMPS_POWERGOOD_MASK2 */
>  #define PALMAS_SMPS_POWERGOOD_MASK2_POWERGOOD_TYPE_SELECT	0x80
> -#define PALMAS_SMPS_POWERGOOD_MASK2_POWERGOOD_TYPE_SELECT_SHIFT	7
> +#define PALMAS_SMPS_POWERGOOD_MASK2_POWERGOOD_TYPE_SELECT_SHIFT	0x07
>  #define PALMAS_SMPS_POWERGOOD_MASK2_GPIO_7			0x04
> -#define PALMAS_SMPS_POWERGOOD_MASK2_GPIO_7_SHIFT		2
> +#define PALMAS_SMPS_POWERGOOD_MASK2_GPIO_7_SHIFT		0x02
>  #define PALMAS_SMPS_POWERGOOD_MASK2_VBUS			0x02
> -#define PALMAS_SMPS_POWERGOOD_MASK2_VBUS_SHIFT			1
> +#define PALMAS_SMPS_POWERGOOD_MASK2_VBUS_SHIFT			0x01
>  #define PALMAS_SMPS_POWERGOOD_MASK2_ACOK			0x01
> -#define PALMAS_SMPS_POWERGOOD_MASK2_ACOK_SHIFT			0
> +#define PALMAS_SMPS_POWERGOOD_MASK2_ACOK_SHIFT			0x00
>  
>  /* Registers for function LDO */
> -#define PALMAS_LDO1_CTRL					0x0
> -#define PALMAS_LDO1_VOLTAGE					0x1
> -#define PALMAS_LDO2_CTRL					0x2
> -#define PALMAS_LDO2_VOLTAGE					0x3
> -#define PALMAS_LDO3_CTRL					0x4
> -#define PALMAS_LDO3_VOLTAGE					0x5
> -#define PALMAS_LDO4_CTRL					0x6
> -#define PALMAS_LDO4_VOLTAGE					0x7
> -#define PALMAS_LDO5_CTRL					0x8
> -#define PALMAS_LDO5_VOLTAGE					0x9
> -#define PALMAS_LDO6_CTRL					0xA
> -#define PALMAS_LDO6_VOLTAGE					0xB
> -#define PALMAS_LDO7_CTRL					0xC
> -#define PALMAS_LDO7_VOLTAGE					0xD
> -#define PALMAS_LDO8_CTRL					0xE
> -#define PALMAS_LDO8_VOLTAGE					0xF
> +#define PALMAS_LDO1_CTRL					0x00
> +#define PALMAS_LDO1_VOLTAGE					0x01
> +#define PALMAS_LDO2_CTRL					0x02
> +#define PALMAS_LDO2_VOLTAGE					0x03
> +#define PALMAS_LDO3_CTRL					0x04
> +#define PALMAS_LDO3_VOLTAGE					0x05
> +#define PALMAS_LDO4_CTRL					0x06
> +#define PALMAS_LDO4_VOLTAGE					0x07
> +#define PALMAS_LDO5_CTRL					0x08
> +#define PALMAS_LDO5_VOLTAGE					0x09
> +#define PALMAS_LDO6_CTRL					0x0A
> +#define PALMAS_LDO6_VOLTAGE					0x0B
> +#define PALMAS_LDO7_CTRL					0x0C
> +#define PALMAS_LDO7_VOLTAGE					0x0D
> +#define PALMAS_LDO8_CTRL					0x0E
> +#define PALMAS_LDO8_VOLTAGE					0x0F
>  #define PALMAS_LDO9_CTRL					0x10
>  #define PALMAS_LDO9_VOLTAGE					0x11
>  #define PALMAS_LDOLN_CTRL					0x12
> @@ -1055,236 +1055,236 @@ enum usb_irq_events {
>  
>  /* Bit definitions for LDO1_CTRL */
>  #define PALMAS_LDO1_CTRL_WR_S					0x80
> -#define PALMAS_LDO1_CTRL_WR_S_SHIFT				7
> +#define PALMAS_LDO1_CTRL_WR_S_SHIFT				0x07
>  #define PALMAS_LDO1_CTRL_STATUS					0x10
> -#define PALMAS_LDO1_CTRL_STATUS_SHIFT				4
> +#define PALMAS_LDO1_CTRL_STATUS_SHIFT				0x04
>  #define PALMAS_LDO1_CTRL_MODE_SLEEP				0x04
> -#define PALMAS_LDO1_CTRL_MODE_SLEEP_SHIFT			2
> +#define PALMAS_LDO1_CTRL_MODE_SLEEP_SHIFT			0x02
>  #define PALMAS_LDO1_CTRL_MODE_ACTIVE				0x01
> -#define PALMAS_LDO1_CTRL_MODE_ACTIVE_SHIFT			0
> +#define PALMAS_LDO1_CTRL_MODE_ACTIVE_SHIFT			0x00
>  
>  /* Bit definitions for LDO1_VOLTAGE */
> -#define PALMAS_LDO1_VOLTAGE_VSEL_MASK				0x3f
> -#define PALMAS_LDO1_VOLTAGE_VSEL_SHIFT				0
> +#define PALMAS_LDO1_VOLTAGE_VSEL_MASK				0x3F
> +#define PALMAS_LDO1_VOLTAGE_VSEL_SHIFT				0x00
>  
>  /* Bit definitions for LDO2_CTRL */
>  #define PALMAS_LDO2_CTRL_WR_S					0x80
> -#define PALMAS_LDO2_CTRL_WR_S_SHIFT				7
> +#define PALMAS_LDO2_CTRL_WR_S_SHIFT				0x07
>  #define PALMAS_LDO2_CTRL_STATUS					0x10
> -#define PALMAS_LDO2_CTRL_STATUS_SHIFT				4
> +#define PALMAS_LDO2_CTRL_STATUS_SHIFT				0x04
>  #define PALMAS_LDO2_CTRL_MODE_SLEEP				0x04
> -#define PALMAS_LDO2_CTRL_MODE_SLEEP_SHIFT			2
> +#define PALMAS_LDO2_CTRL_MODE_SLEEP_SHIFT			0x02
>  #define PALMAS_LDO2_CTRL_MODE_ACTIVE				0x01
> -#define PALMAS_LDO2_CTRL_MODE_ACTIVE_SHIFT			0
> +#define PALMAS_LDO2_CTRL_MODE_ACTIVE_SHIFT			0x00
>  
>  /* Bit definitions for LDO2_VOLTAGE */
> -#define PALMAS_LDO2_VOLTAGE_VSEL_MASK				0x3f
> -#define PALMAS_LDO2_VOLTAGE_VSEL_SHIFT				0
> +#define PALMAS_LDO2_VOLTAGE_VSEL_MASK				0x3F
> +#define PALMAS_LDO2_VOLTAGE_VSEL_SHIFT				0x00
>  
>  /* Bit definitions for LDO3_CTRL */
>  #define PALMAS_LDO3_CTRL_WR_S					0x80
> -#define PALMAS_LDO3_CTRL_WR_S_SHIFT				7
> +#define PALMAS_LDO3_CTRL_WR_S_SHIFT				0x07
>  #define PALMAS_LDO3_CTRL_STATUS					0x10
> -#define PALMAS_LDO3_CTRL_STATUS_SHIFT				4
> +#define PALMAS_LDO3_CTRL_STATUS_SHIFT				0x04
>  #define PALMAS_LDO3_CTRL_MODE_SLEEP				0x04
> -#define PALMAS_LDO3_CTRL_MODE_SLEEP_SHIFT			2
> +#define PALMAS_LDO3_CTRL_MODE_SLEEP_SHIFT			0x02
>  #define PALMAS_LDO3_CTRL_MODE_ACTIVE				0x01
> -#define PALMAS_LDO3_CTRL_MODE_ACTIVE_SHIFT			0
> +#define PALMAS_LDO3_CTRL_MODE_ACTIVE_SHIFT			0x00
>  
>  /* Bit definitions for LDO3_VOLTAGE */
> -#define PALMAS_LDO3_VOLTAGE_VSEL_MASK				0x3f
> -#define PALMAS_LDO3_VOLTAGE_VSEL_SHIFT				0
> +#define PALMAS_LDO3_VOLTAGE_VSEL_MASK				0x3F
> +#define PALMAS_LDO3_VOLTAGE_VSEL_SHIFT				0x00
>  
>  /* Bit definitions for LDO4_CTRL */
>  #define PALMAS_LDO4_CTRL_WR_S					0x80
> -#define PALMAS_LDO4_CTRL_WR_S_SHIFT				7
> +#define PALMAS_LDO4_CTRL_WR_S_SHIFT				0x07
>  #define PALMAS_LDO4_CTRL_STATUS					0x10
> -#define PALMAS_LDO4_CTRL_STATUS_SHIFT				4
> +#define PALMAS_LDO4_CTRL_STATUS_SHIFT				0x04
>  #define PALMAS_LDO4_CTRL_MODE_SLEEP				0x04
> -#define PALMAS_LDO4_CTRL_MODE_SLEEP_SHIFT			2
> +#define PALMAS_LDO4_CTRL_MODE_SLEEP_SHIFT			0x02
>  #define PALMAS_LDO4_CTRL_MODE_ACTIVE				0x01
> -#define PALMAS_LDO4_CTRL_MODE_ACTIVE_SHIFT			0
> +#define PALMAS_LDO4_CTRL_MODE_ACTIVE_SHIFT			0x00
>  
>  /* Bit definitions for LDO4_VOLTAGE */
> -#define PALMAS_LDO4_VOLTAGE_VSEL_MASK				0x3f
> -#define PALMAS_LDO4_VOLTAGE_VSEL_SHIFT				0
> +#define PALMAS_LDO4_VOLTAGE_VSEL_MASK				0x3F
> +#define PALMAS_LDO4_VOLTAGE_VSEL_SHIFT				0x00
>  
>  /* Bit definitions for LDO5_CTRL */
>  #define PALMAS_LDO5_CTRL_WR_S					0x80
> -#define PALMAS_LDO5_CTRL_WR_S_SHIFT				7
> +#define PALMAS_LDO5_CTRL_WR_S_SHIFT				0x07
>  #define PALMAS_LDO5_CTRL_STATUS					0x10
> -#define PALMAS_LDO5_CTRL_STATUS_SHIFT				4
> +#define PALMAS_LDO5_CTRL_STATUS_SHIFT				0x04
>  #define PALMAS_LDO5_CTRL_MODE_SLEEP				0x04
> -#define PALMAS_LDO5_CTRL_MODE_SLEEP_SHIFT			2
> +#define PALMAS_LDO5_CTRL_MODE_SLEEP_SHIFT			0x02
>  #define PALMAS_LDO5_CTRL_MODE_ACTIVE				0x01
> -#define PALMAS_LDO5_CTRL_MODE_ACTIVE_SHIFT			0
> +#define PALMAS_LDO5_CTRL_MODE_ACTIVE_SHIFT			0x00
>  
>  /* Bit definitions for LDO5_VOLTAGE */
> -#define PALMAS_LDO5_VOLTAGE_VSEL_MASK				0x3f
> -#define PALMAS_LDO5_VOLTAGE_VSEL_SHIFT				0
> +#define PALMAS_LDO5_VOLTAGE_VSEL_MASK				0x3F
> +#define PALMAS_LDO5_VOLTAGE_VSEL_SHIFT				0x00
>  
>  /* Bit definitions for LDO6_CTRL */
>  #define PALMAS_LDO6_CTRL_WR_S					0x80
> -#define PALMAS_LDO6_CTRL_WR_S_SHIFT				7
> +#define PALMAS_LDO6_CTRL_WR_S_SHIFT				0x07
>  #define PALMAS_LDO6_CTRL_LDO_VIB_EN				0x40
> -#define PALMAS_LDO6_CTRL_LDO_VIB_EN_SHIFT			6
> +#define PALMAS_LDO6_CTRL_LDO_VIB_EN_SHIFT			0x06
>  #define PALMAS_LDO6_CTRL_STATUS					0x10
> -#define PALMAS_LDO6_CTRL_STATUS_SHIFT				4
> +#define PALMAS_LDO6_CTRL_STATUS_SHIFT				0x04
>  #define PALMAS_LDO6_CTRL_MODE_SLEEP				0x04
> -#define PALMAS_LDO6_CTRL_MODE_SLEEP_SHIFT			2
> +#define PALMAS_LDO6_CTRL_MODE_SLEEP_SHIFT			0x02
>  #define PALMAS_LDO6_CTRL_MODE_ACTIVE				0x01
> -#define PALMAS_LDO6_CTRL_MODE_ACTIVE_SHIFT			0
> +#define PALMAS_LDO6_CTRL_MODE_ACTIVE_SHIFT			0x00
>  
>  /* Bit definitions for LDO6_VOLTAGE */
> -#define PALMAS_LDO6_VOLTAGE_VSEL_MASK				0x3f
> -#define PALMAS_LDO6_VOLTAGE_VSEL_SHIFT				0
> +#define PALMAS_LDO6_VOLTAGE_VSEL_MASK				0x3F
> +#define PALMAS_LDO6_VOLTAGE_VSEL_SHIFT				0x00
>  
>  /* Bit definitions for LDO7_CTRL */
>  #define PALMAS_LDO7_CTRL_WR_S					0x80
> -#define PALMAS_LDO7_CTRL_WR_S_SHIFT				7
> +#define PALMAS_LDO7_CTRL_WR_S_SHIFT				0x07
>  #define PALMAS_LDO7_CTRL_STATUS					0x10
> -#define PALMAS_LDO7_CTRL_STATUS_SHIFT				4
> +#define PALMAS_LDO7_CTRL_STATUS_SHIFT				0x04
>  #define PALMAS_LDO7_CTRL_MODE_SLEEP				0x04
> -#define PALMAS_LDO7_CTRL_MODE_SLEEP_SHIFT			2
> +#define PALMAS_LDO7_CTRL_MODE_SLEEP_SHIFT			0x02
>  #define PALMAS_LDO7_CTRL_MODE_ACTIVE				0x01
> -#define PALMAS_LDO7_CTRL_MODE_ACTIVE_SHIFT			0
> +#define PALMAS_LDO7_CTRL_MODE_ACTIVE_SHIFT			0x00
>  
>  /* Bit definitions for LDO7_VOLTAGE */
> -#define PALMAS_LDO7_VOLTAGE_VSEL_MASK				0x3f
> -#define PALMAS_LDO7_VOLTAGE_VSEL_SHIFT				0
> +#define PALMAS_LDO7_VOLTAGE_VSEL_MASK				0x3F
> +#define PALMAS_LDO7_VOLTAGE_VSEL_SHIFT				0x00
>  
>  /* Bit definitions for LDO8_CTRL */
>  #define PALMAS_LDO8_CTRL_WR_S					0x80
> -#define PALMAS_LDO8_CTRL_WR_S_SHIFT				7
> +#define PALMAS_LDO8_CTRL_WR_S_SHIFT				0x07
>  #define PALMAS_LDO8_CTRL_LDO_TRACKING_EN			0x40
> -#define PALMAS_LDO8_CTRL_LDO_TRACKING_EN_SHIFT			6
> +#define PALMAS_LDO8_CTRL_LDO_TRACKING_EN_SHIFT			0x06
>  #define PALMAS_LDO8_CTRL_STATUS					0x10
> -#define PALMAS_LDO8_CTRL_STATUS_SHIFT				4
> +#define PALMAS_LDO8_CTRL_STATUS_SHIFT				0x04
>  #define PALMAS_LDO8_CTRL_MODE_SLEEP				0x04
> -#define PALMAS_LDO8_CTRL_MODE_SLEEP_SHIFT			2
> +#define PALMAS_LDO8_CTRL_MODE_SLEEP_SHIFT			0x02
>  #define PALMAS_LDO8_CTRL_MODE_ACTIVE				0x01
> -#define PALMAS_LDO8_CTRL_MODE_ACTIVE_SHIFT			0
> +#define PALMAS_LDO8_CTRL_MODE_ACTIVE_SHIFT			0x00
>  
>  /* Bit definitions for LDO8_VOLTAGE */
> -#define PALMAS_LDO8_VOLTAGE_VSEL_MASK				0x3f
> -#define PALMAS_LDO8_VOLTAGE_VSEL_SHIFT				0
> +#define PALMAS_LDO8_VOLTAGE_VSEL_MASK				0x3F
> +#define PALMAS_LDO8_VOLTAGE_VSEL_SHIFT				0x00
>  
>  /* Bit definitions for LDO9_CTRL */
>  #define PALMAS_LDO9_CTRL_WR_S					0x80
> -#define PALMAS_LDO9_CTRL_WR_S_SHIFT				7
> +#define PALMAS_LDO9_CTRL_WR_S_SHIFT				0x07
>  #define PALMAS_LDO9_CTRL_LDO_BYPASS_EN				0x40
> -#define PALMAS_LDO9_CTRL_LDO_BYPASS_EN_SHIFT			6
> +#define PALMAS_LDO9_CTRL_LDO_BYPASS_EN_SHIFT			0x06
>  #define PALMAS_LDO9_CTRL_STATUS					0x10
> -#define PALMAS_LDO9_CTRL_STATUS_SHIFT				4
> +#define PALMAS_LDO9_CTRL_STATUS_SHIFT				0x04
>  #define PALMAS_LDO9_CTRL_MODE_SLEEP				0x04
> -#define PALMAS_LDO9_CTRL_MODE_SLEEP_SHIFT			2
> +#define PALMAS_LDO9_CTRL_MODE_SLEEP_SHIFT			0x02
>  #define PALMAS_LDO9_CTRL_MODE_ACTIVE				0x01
> -#define PALMAS_LDO9_CTRL_MODE_ACTIVE_SHIFT			0
> +#define PALMAS_LDO9_CTRL_MODE_ACTIVE_SHIFT			0x00
>  
>  /* Bit definitions for LDO9_VOLTAGE */
> -#define PALMAS_LDO9_VOLTAGE_VSEL_MASK				0x3f
> -#define PALMAS_LDO9_VOLTAGE_VSEL_SHIFT				0
> +#define PALMAS_LDO9_VOLTAGE_VSEL_MASK				0x3F
> +#define PALMAS_LDO9_VOLTAGE_VSEL_SHIFT				0x00
>  
>  /* Bit definitions for LDOLN_CTRL */
>  #define PALMAS_LDOLN_CTRL_WR_S					0x80
> -#define PALMAS_LDOLN_CTRL_WR_S_SHIFT				7
> +#define PALMAS_LDOLN_CTRL_WR_S_SHIFT				0x07
>  #define PALMAS_LDOLN_CTRL_STATUS				0x10
> -#define PALMAS_LDOLN_CTRL_STATUS_SHIFT				4
> +#define PALMAS_LDOLN_CTRL_STATUS_SHIFT				0x04
>  #define PALMAS_LDOLN_CTRL_MODE_SLEEP				0x04
> -#define PALMAS_LDOLN_CTRL_MODE_SLEEP_SHIFT			2
> +#define PALMAS_LDOLN_CTRL_MODE_SLEEP_SHIFT			0x02
>  #define PALMAS_LDOLN_CTRL_MODE_ACTIVE				0x01
> -#define PALMAS_LDOLN_CTRL_MODE_ACTIVE_SHIFT			0
> +#define PALMAS_LDOLN_CTRL_MODE_ACTIVE_SHIFT			0x00
>  
>  /* Bit definitions for LDOLN_VOLTAGE */
> -#define PALMAS_LDOLN_VOLTAGE_VSEL_MASK				0x3f
> -#define PALMAS_LDOLN_VOLTAGE_VSEL_SHIFT				0
> +#define PALMAS_LDOLN_VOLTAGE_VSEL_MASK				0x3F
> +#define PALMAS_LDOLN_VOLTAGE_VSEL_SHIFT				0x00
>  
>  /* Bit definitions for LDOUSB_CTRL */
>  #define PALMAS_LDOUSB_CTRL_WR_S					0x80
> -#define PALMAS_LDOUSB_CTRL_WR_S_SHIFT				7
> +#define PALMAS_LDOUSB_CTRL_WR_S_SHIFT				0x07
>  #define PALMAS_LDOUSB_CTRL_STATUS				0x10
> -#define PALMAS_LDOUSB_CTRL_STATUS_SHIFT				4
> +#define PALMAS_LDOUSB_CTRL_STATUS_SHIFT				0x04
>  #define PALMAS_LDOUSB_CTRL_MODE_SLEEP				0x04
> -#define PALMAS_LDOUSB_CTRL_MODE_SLEEP_SHIFT			2
> +#define PALMAS_LDOUSB_CTRL_MODE_SLEEP_SHIFT			0x02
>  #define PALMAS_LDOUSB_CTRL_MODE_ACTIVE				0x01
> -#define PALMAS_LDOUSB_CTRL_MODE_ACTIVE_SHIFT			0
> +#define PALMAS_LDOUSB_CTRL_MODE_ACTIVE_SHIFT			0x00
>  
>  /* Bit definitions for LDOUSB_VOLTAGE */
> -#define PALMAS_LDOUSB_VOLTAGE_VSEL_MASK				0x3f
> -#define PALMAS_LDOUSB_VOLTAGE_VSEL_SHIFT			0
> +#define PALMAS_LDOUSB_VOLTAGE_VSEL_MASK				0x3F
> +#define PALMAS_LDOUSB_VOLTAGE_VSEL_SHIFT			0x00
>  
>  /* Bit definitions for LDO_CTRL */
>  #define PALMAS_LDO_CTRL_LDOUSB_ON_VBUS_VSYS			0x01
> -#define PALMAS_LDO_CTRL_LDOUSB_ON_VBUS_VSYS_SHIFT		0
> +#define PALMAS_LDO_CTRL_LDOUSB_ON_VBUS_VSYS_SHIFT		0x00
>  
>  /* Bit definitions for LDO_PD_CTRL1 */
>  #define PALMAS_LDO_PD_CTRL1_LDO8				0x80
> -#define PALMAS_LDO_PD_CTRL1_LDO8_SHIFT				7
> +#define PALMAS_LDO_PD_CTRL1_LDO8_SHIFT				0x07
>  #define PALMAS_LDO_PD_CTRL1_LDO7				0x40
> -#define PALMAS_LDO_PD_CTRL1_LDO7_SHIFT				6
> +#define PALMAS_LDO_PD_CTRL1_LDO7_SHIFT				0x06
>  #define PALMAS_LDO_PD_CTRL1_LDO6				0x20
> -#define PALMAS_LDO_PD_CTRL1_LDO6_SHIFT				5
> +#define PALMAS_LDO_PD_CTRL1_LDO6_SHIFT				0x05
>  #define PALMAS_LDO_PD_CTRL1_LDO5				0x10
> -#define PALMAS_LDO_PD_CTRL1_LDO5_SHIFT				4
> +#define PALMAS_LDO_PD_CTRL1_LDO5_SHIFT				0x04
>  #define PALMAS_LDO_PD_CTRL1_LDO4				0x08
> -#define PALMAS_LDO_PD_CTRL1_LDO4_SHIFT				3
> +#define PALMAS_LDO_PD_CTRL1_LDO4_SHIFT				0x03
>  #define PALMAS_LDO_PD_CTRL1_LDO3				0x04
> -#define PALMAS_LDO_PD_CTRL1_LDO3_SHIFT				2
> +#define PALMAS_LDO_PD_CTRL1_LDO3_SHIFT				0x02
>  #define PALMAS_LDO_PD_CTRL1_LDO2				0x02
> -#define PALMAS_LDO_PD_CTRL1_LDO2_SHIFT				1
> +#define PALMAS_LDO_PD_CTRL1_LDO2_SHIFT				0x01
>  #define PALMAS_LDO_PD_CTRL1_LDO1				0x01
> -#define PALMAS_LDO_PD_CTRL1_LDO1_SHIFT				0
> +#define PALMAS_LDO_PD_CTRL1_LDO1_SHIFT				0x00
>  
>  /* Bit definitions for LDO_PD_CTRL2 */
>  #define PALMAS_LDO_PD_CTRL2_LDOUSB				0x04
> -#define PALMAS_LDO_PD_CTRL2_LDOUSB_SHIFT			2
> +#define PALMAS_LDO_PD_CTRL2_LDOUSB_SHIFT			0x02
>  #define PALMAS_LDO_PD_CTRL2_LDOLN				0x02
> -#define PALMAS_LDO_PD_CTRL2_LDOLN_SHIFT				1
> +#define PALMAS_LDO_PD_CTRL2_LDOLN_SHIFT				0x01
>  #define PALMAS_LDO_PD_CTRL2_LDO9				0x01
> -#define PALMAS_LDO_PD_CTRL2_LDO9_SHIFT				0
> +#define PALMAS_LDO_PD_CTRL2_LDO9_SHIFT				0x00
>  
>  /* Bit definitions for LDO_SHORT_STATUS1 */
>  #define PALMAS_LDO_SHORT_STATUS1_LDO8				0x80
> -#define PALMAS_LDO_SHORT_STATUS1_LDO8_SHIFT			7
> +#define PALMAS_LDO_SHORT_STATUS1_LDO8_SHIFT			0x07
>  #define PALMAS_LDO_SHORT_STATUS1_LDO7				0x40
> -#define PALMAS_LDO_SHORT_STATUS1_LDO7_SHIFT			6
> +#define PALMAS_LDO_SHORT_STATUS1_LDO7_SHIFT			0x06
>  #define PALMAS_LDO_SHORT_STATUS1_LDO6				0x20
> -#define PALMAS_LDO_SHORT_STATUS1_LDO6_SHIFT			5
> +#define PALMAS_LDO_SHORT_STATUS1_LDO6_SHIFT			0x05
>  #define PALMAS_LDO_SHORT_STATUS1_LDO5				0x10
> -#define PALMAS_LDO_SHORT_STATUS1_LDO5_SHIFT			4
> +#define PALMAS_LDO_SHORT_STATUS1_LDO5_SHIFT			0x04
>  #define PALMAS_LDO_SHORT_STATUS1_LDO4				0x08
> -#define PALMAS_LDO_SHORT_STATUS1_LDO4_SHIFT			3
> +#define PALMAS_LDO_SHORT_STATUS1_LDO4_SHIFT			0x03
>  #define PALMAS_LDO_SHORT_STATUS1_LDO3				0x04
> -#define PALMAS_LDO_SHORT_STATUS1_LDO3_SHIFT			2
> +#define PALMAS_LDO_SHORT_STATUS1_LDO3_SHIFT			0x02
>  #define PALMAS_LDO_SHORT_STATUS1_LDO2				0x02
> -#define PALMAS_LDO_SHORT_STATUS1_LDO2_SHIFT			1
> +#define PALMAS_LDO_SHORT_STATUS1_LDO2_SHIFT			0x01
>  #define PALMAS_LDO_SHORT_STATUS1_LDO1				0x01
> -#define PALMAS_LDO_SHORT_STATUS1_LDO1_SHIFT			0
> +#define PALMAS_LDO_SHORT_STATUS1_LDO1_SHIFT			0x00
>  
>  /* Bit definitions for LDO_SHORT_STATUS2 */
>  #define PALMAS_LDO_SHORT_STATUS2_LDOVANA			0x08
> -#define PALMAS_LDO_SHORT_STATUS2_LDOVANA_SHIFT			3
> +#define PALMAS_LDO_SHORT_STATUS2_LDOVANA_SHIFT			0x03
>  #define PALMAS_LDO_SHORT_STATUS2_LDOUSB				0x04
> -#define PALMAS_LDO_SHORT_STATUS2_LDOUSB_SHIFT			2
> +#define PALMAS_LDO_SHORT_STATUS2_LDOUSB_SHIFT			0x02
>  #define PALMAS_LDO_SHORT_STATUS2_LDOLN				0x02
> -#define PALMAS_LDO_SHORT_STATUS2_LDOLN_SHIFT			1
> +#define PALMAS_LDO_SHORT_STATUS2_LDOLN_SHIFT			0x01
>  #define PALMAS_LDO_SHORT_STATUS2_LDO9				0x01
> -#define PALMAS_LDO_SHORT_STATUS2_LDO9_SHIFT			0
> +#define PALMAS_LDO_SHORT_STATUS2_LDO9_SHIFT			0x00
>  
>  /* Registers for function PMU_CONTROL */
> -#define PALMAS_DEV_CTRL						0x0
> -#define PALMAS_POWER_CTRL					0x1
> -#define PALMAS_VSYS_LO						0x2
> -#define PALMAS_VSYS_MON						0x3
> -#define PALMAS_VBAT_MON						0x4
> -#define PALMAS_WATCHDOG						0x5
> -#define PALMAS_BOOT_STATUS					0x6
> -#define PALMAS_BATTERY_BOUNCE					0x7
> -#define PALMAS_BACKUP_BATTERY_CTRL				0x8
> -#define PALMAS_LONG_PRESS_KEY					0x9
> -#define PALMAS_OSC_THERM_CTRL					0xA
> -#define PALMAS_BATDEBOUNCING					0xB
> -#define PALMAS_SWOFF_HWRST					0xF
> +#define PALMAS_DEV_CTRL						0x00
> +#define PALMAS_POWER_CTRL					0x01
> +#define PALMAS_VSYS_LO						0x02
> +#define PALMAS_VSYS_MON						0x03
> +#define PALMAS_VBAT_MON						0x04
> +#define PALMAS_WATCHDOG						0x05
> +#define PALMAS_BOOT_STATUS					0x06
> +#define PALMAS_BATTERY_BOUNCE					0x07
> +#define PALMAS_BACKUP_BATTERY_CTRL				0x08
> +#define PALMAS_LONG_PRESS_KEY					0x09
> +#define PALMAS_OSC_THERM_CTRL					0x0A
> +#define PALMAS_BATDEBOUNCING					0x0B
> +#define PALMAS_SWOFF_HWRST					0x0F
>  #define PALMAS_SWOFF_COLDRST					0x10
>  #define PALMAS_SWOFF_STATUS					0x11
>  #define PALMAS_PMU_CONFIG					0x12
> @@ -1296,668 +1296,668 @@ enum usb_irq_events {
>  
>  /* Bit definitions for DEV_CTRL */
>  #define PALMAS_DEV_CTRL_DEV_STATUS_MASK				0x0c
> -#define PALMAS_DEV_CTRL_DEV_STATUS_SHIFT			2
> +#define PALMAS_DEV_CTRL_DEV_STATUS_SHIFT			0x02
>  #define PALMAS_DEV_CTRL_SW_RST					0x02
> -#define PALMAS_DEV_CTRL_SW_RST_SHIFT				1
> +#define PALMAS_DEV_CTRL_SW_RST_SHIFT				0x01
>  #define PALMAS_DEV_CTRL_DEV_ON					0x01
> -#define PALMAS_DEV_CTRL_DEV_ON_SHIFT				0
> +#define PALMAS_DEV_CTRL_DEV_ON_SHIFT				0x00
>  
>  /* Bit definitions for POWER_CTRL */
>  #define PALMAS_POWER_CTRL_ENABLE2_MASK				0x04
> -#define PALMAS_POWER_CTRL_ENABLE2_MASK_SHIFT			2
> +#define PALMAS_POWER_CTRL_ENABLE2_MASK_SHIFT			0x02
>  #define PALMAS_POWER_CTRL_ENABLE1_MASK				0x02
> -#define PALMAS_POWER_CTRL_ENABLE1_MASK_SHIFT			1
> +#define PALMAS_POWER_CTRL_ENABLE1_MASK_SHIFT			0x01
>  #define PALMAS_POWER_CTRL_NSLEEP_MASK				0x01
> -#define PALMAS_POWER_CTRL_NSLEEP_MASK_SHIFT			0
> +#define PALMAS_POWER_CTRL_NSLEEP_MASK_SHIFT			0x00
>  
>  /* Bit definitions for VSYS_LO */
> -#define PALMAS_VSYS_LO_THRESHOLD_MASK				0x1f
> -#define PALMAS_VSYS_LO_THRESHOLD_SHIFT				0
> +#define PALMAS_VSYS_LO_THRESHOLD_MASK				0x1F
> +#define PALMAS_VSYS_LO_THRESHOLD_SHIFT				0x00
>  
>  /* Bit definitions for VSYS_MON */
>  #define PALMAS_VSYS_MON_ENABLE					0x80
> -#define PALMAS_VSYS_MON_ENABLE_SHIFT				7
> -#define PALMAS_VSYS_MON_THRESHOLD_MASK				0x3f
> -#define PALMAS_VSYS_MON_THRESHOLD_SHIFT				0
> +#define PALMAS_VSYS_MON_ENABLE_SHIFT				0x07
> +#define PALMAS_VSYS_MON_THRESHOLD_MASK				0x3F
> +#define PALMAS_VSYS_MON_THRESHOLD_SHIFT				0x00
>  
>  /* Bit definitions for VBAT_MON */
>  #define PALMAS_VBAT_MON_ENABLE					0x80
> -#define PALMAS_VBAT_MON_ENABLE_SHIFT				7
> -#define PALMAS_VBAT_MON_THRESHOLD_MASK				0x3f
> -#define PALMAS_VBAT_MON_THRESHOLD_SHIFT				0
> +#define PALMAS_VBAT_MON_ENABLE_SHIFT				0x07
> +#define PALMAS_VBAT_MON_THRESHOLD_MASK				0x3F
> +#define PALMAS_VBAT_MON_THRESHOLD_SHIFT				0x00
>  
>  /* Bit definitions for WATCHDOG */
>  #define PALMAS_WATCHDOG_LOCK					0x20
> -#define PALMAS_WATCHDOG_LOCK_SHIFT				5
> +#define PALMAS_WATCHDOG_LOCK_SHIFT				0x05
>  #define PALMAS_WATCHDOG_ENABLE					0x10
> -#define PALMAS_WATCHDOG_ENABLE_SHIFT				4
> +#define PALMAS_WATCHDOG_ENABLE_SHIFT				0x04
>  #define PALMAS_WATCHDOG_MODE					0x08
> -#define PALMAS_WATCHDOG_MODE_SHIFT				3
> +#define PALMAS_WATCHDOG_MODE_SHIFT				0x03
>  #define PALMAS_WATCHDOG_TIMER_MASK				0x07
> -#define PALMAS_WATCHDOG_TIMER_SHIFT				0
> +#define PALMAS_WATCHDOG_TIMER_SHIFT				0x00
>  
>  /* Bit definitions for BOOT_STATUS */
>  #define PALMAS_BOOT_STATUS_BOOT1				0x02
> -#define PALMAS_BOOT_STATUS_BOOT1_SHIFT				1
> +#define PALMAS_BOOT_STATUS_BOOT1_SHIFT				0x01
>  #define PALMAS_BOOT_STATUS_BOOT0				0x01
> -#define PALMAS_BOOT_STATUS_BOOT0_SHIFT				0
> +#define PALMAS_BOOT_STATUS_BOOT0_SHIFT				0x00
>  
>  /* Bit definitions for BATTERY_BOUNCE */
> -#define PALMAS_BATTERY_BOUNCE_BB_DELAY_MASK			0x3f
> -#define PALMAS_BATTERY_BOUNCE_BB_DELAY_SHIFT			0
> +#define PALMAS_BATTERY_BOUNCE_BB_DELAY_MASK			0x3F
> +#define PALMAS_BATTERY_BOUNCE_BB_DELAY_SHIFT			0x00
>  
>  /* Bit definitions for BACKUP_BATTERY_CTRL */
>  #define PALMAS_BACKUP_BATTERY_CTRL_VRTC_18_15			0x80
> -#define PALMAS_BACKUP_BATTERY_CTRL_VRTC_18_15_SHIFT		7
> +#define PALMAS_BACKUP_BATTERY_CTRL_VRTC_18_15_SHIFT		0x07
>  #define PALMAS_BACKUP_BATTERY_CTRL_VRTC_EN_SLP			0x40
> -#define PALMAS_BACKUP_BATTERY_CTRL_VRTC_EN_SLP_SHIFT		6
> +#define PALMAS_BACKUP_BATTERY_CTRL_VRTC_EN_SLP_SHIFT		0x06
>  #define PALMAS_BACKUP_BATTERY_CTRL_VRTC_EN_OFF			0x20
> -#define PALMAS_BACKUP_BATTERY_CTRL_VRTC_EN_OFF_SHIFT		5
> +#define PALMAS_BACKUP_BATTERY_CTRL_VRTC_EN_OFF_SHIFT		0x05
>  #define PALMAS_BACKUP_BATTERY_CTRL_VRTC_PWEN			0x10
> -#define PALMAS_BACKUP_BATTERY_CTRL_VRTC_PWEN_SHIFT		4
> +#define PALMAS_BACKUP_BATTERY_CTRL_VRTC_PWEN_SHIFT		0x04
>  #define PALMAS_BACKUP_BATTERY_CTRL_BBS_BBC_LOW_ICHRG		0x08
> -#define PALMAS_BACKUP_BATTERY_CTRL_BBS_BBC_LOW_ICHRG_SHIFT	3
> +#define PALMAS_BACKUP_BATTERY_CTRL_BBS_BBC_LOW_ICHRG_SHIFT	0x03
>  #define PALMAS_BACKUP_BATTERY_CTRL_BB_SEL_MASK			0x06
> -#define PALMAS_BACKUP_BATTERY_CTRL_BB_SEL_SHIFT			1
> +#define PALMAS_BACKUP_BATTERY_CTRL_BB_SEL_SHIFT			0x01
>  #define PALMAS_BACKUP_BATTERY_CTRL_BB_CHG_EN			0x01
> -#define PALMAS_BACKUP_BATTERY_CTRL_BB_CHG_EN_SHIFT		0
> +#define PALMAS_BACKUP_BATTERY_CTRL_BB_CHG_EN_SHIFT		0x00
>  
>  /* Bit definitions for LONG_PRESS_KEY */
>  #define PALMAS_LONG_PRESS_KEY_LPK_LOCK				0x80
> -#define PALMAS_LONG_PRESS_KEY_LPK_LOCK_SHIFT			7
> +#define PALMAS_LONG_PRESS_KEY_LPK_LOCK_SHIFT			0x07
>  #define PALMAS_LONG_PRESS_KEY_LPK_INT_CLR			0x10
> -#define PALMAS_LONG_PRESS_KEY_LPK_INT_CLR_SHIFT			4
> +#define PALMAS_LONG_PRESS_KEY_LPK_INT_CLR_SHIFT			0x04
>  #define PALMAS_LONG_PRESS_KEY_LPK_TIME_MASK			0x0c
> -#define PALMAS_LONG_PRESS_KEY_LPK_TIME_SHIFT			2
> +#define PALMAS_LONG_PRESS_KEY_LPK_TIME_SHIFT			0x02
>  #define PALMAS_LONG_PRESS_KEY_PWRON_DEBOUNCE_MASK		0x03
> -#define PALMAS_LONG_PRESS_KEY_PWRON_DEBOUNCE_SHIFT		0
> +#define PALMAS_LONG_PRESS_KEY_PWRON_DEBOUNCE_SHIFT		0x00
>  
>  /* Bit definitions for OSC_THERM_CTRL */
>  #define PALMAS_OSC_THERM_CTRL_VANA_ON_IN_SLEEP			0x80
> -#define PALMAS_OSC_THERM_CTRL_VANA_ON_IN_SLEEP_SHIFT		7
> +#define PALMAS_OSC_THERM_CTRL_VANA_ON_IN_SLEEP_SHIFT		0x07
>  #define PALMAS_OSC_THERM_CTRL_INT_MASK_IN_SLEEP			0x40
> -#define PALMAS_OSC_THERM_CTRL_INT_MASK_IN_SLEEP_SHIFT		6
> +#define PALMAS_OSC_THERM_CTRL_INT_MASK_IN_SLEEP_SHIFT		0x06
>  #define PALMAS_OSC_THERM_CTRL_RC15MHZ_ON_IN_SLEEP		0x20
> -#define PALMAS_OSC_THERM_CTRL_RC15MHZ_ON_IN_SLEEP_SHIFT		5
> +#define PALMAS_OSC_THERM_CTRL_RC15MHZ_ON_IN_SLEEP_SHIFT		0x05
>  #define PALMAS_OSC_THERM_CTRL_THERM_OFF_IN_SLEEP		0x10
> -#define PALMAS_OSC_THERM_CTRL_THERM_OFF_IN_SLEEP_SHIFT		4
> +#define PALMAS_OSC_THERM_CTRL_THERM_OFF_IN_SLEEP_SHIFT		0x04
>  #define PALMAS_OSC_THERM_CTRL_THERM_HD_SEL_MASK			0x0c
> -#define PALMAS_OSC_THERM_CTRL_THERM_HD_SEL_SHIFT		2
> +#define PALMAS_OSC_THERM_CTRL_THERM_HD_SEL_SHIFT		0x02
>  #define PALMAS_OSC_THERM_CTRL_OSC_BYPASS			0x02
> -#define PALMAS_OSC_THERM_CTRL_OSC_BYPASS_SHIFT			1
> +#define PALMAS_OSC_THERM_CTRL_OSC_BYPASS_SHIFT			0x01
>  #define PALMAS_OSC_THERM_CTRL_OSC_HPMODE			0x01
> -#define PALMAS_OSC_THERM_CTRL_OSC_HPMODE_SHIFT			0
> +#define PALMAS_OSC_THERM_CTRL_OSC_HPMODE_SHIFT			0x00
>  
>  /* Bit definitions for BATDEBOUNCING */
>  #define PALMAS_BATDEBOUNCING_BAT_DEB_BYPASS			0x80
> -#define PALMAS_BATDEBOUNCING_BAT_DEB_BYPASS_SHIFT		7
> +#define PALMAS_BATDEBOUNCING_BAT_DEB_BYPASS_SHIFT		0x07
>  #define PALMAS_BATDEBOUNCING_BINS_DEB_MASK			0x78
> -#define PALMAS_BATDEBOUNCING_BINS_DEB_SHIFT			3
> +#define PALMAS_BATDEBOUNCING_BINS_DEB_SHIFT			0x03
>  #define PALMAS_BATDEBOUNCING_BEXT_DEB_MASK			0x07
> -#define PALMAS_BATDEBOUNCING_BEXT_DEB_SHIFT			0
> +#define PALMAS_BATDEBOUNCING_BEXT_DEB_SHIFT			0x00
>  
>  /* Bit definitions for SWOFF_HWRST */
>  #define PALMAS_SWOFF_HWRST_PWRON_LPK				0x80
> -#define PALMAS_SWOFF_HWRST_PWRON_LPK_SHIFT			7
> +#define PALMAS_SWOFF_HWRST_PWRON_LPK_SHIFT			0x07
>  #define PALMAS_SWOFF_HWRST_PWRDOWN				0x40
> -#define PALMAS_SWOFF_HWRST_PWRDOWN_SHIFT			6
> +#define PALMAS_SWOFF_HWRST_PWRDOWN_SHIFT			0x06
>  #define PALMAS_SWOFF_HWRST_WTD					0x20
> -#define PALMAS_SWOFF_HWRST_WTD_SHIFT				5
> +#define PALMAS_SWOFF_HWRST_WTD_SHIFT				0x05
>  #define PALMAS_SWOFF_HWRST_TSHUT				0x10
> -#define PALMAS_SWOFF_HWRST_TSHUT_SHIFT				4
> +#define PALMAS_SWOFF_HWRST_TSHUT_SHIFT				0x04
>  #define PALMAS_SWOFF_HWRST_RESET_IN				0x08
> -#define PALMAS_SWOFF_HWRST_RESET_IN_SHIFT			3
> +#define PALMAS_SWOFF_HWRST_RESET_IN_SHIFT			0x03
>  #define PALMAS_SWOFF_HWRST_SW_RST				0x04
> -#define PALMAS_SWOFF_HWRST_SW_RST_SHIFT				2
> +#define PALMAS_SWOFF_HWRST_SW_RST_SHIFT				0x02
>  #define PALMAS_SWOFF_HWRST_VSYS_LO				0x02
> -#define PALMAS_SWOFF_HWRST_VSYS_LO_SHIFT			1
> +#define PALMAS_SWOFF_HWRST_VSYS_LO_SHIFT			0x01
>  #define PALMAS_SWOFF_HWRST_GPADC_SHUTDOWN			0x01
> -#define PALMAS_SWOFF_HWRST_GPADC_SHUTDOWN_SHIFT			0
> +#define PALMAS_SWOFF_HWRST_GPADC_SHUTDOWN_SHIFT			0x00
>  
>  /* Bit definitions for SWOFF_COLDRST */
>  #define PALMAS_SWOFF_COLDRST_PWRON_LPK				0x80
> -#define PALMAS_SWOFF_COLDRST_PWRON_LPK_SHIFT			7
> +#define PALMAS_SWOFF_COLDRST_PWRON_LPK_SHIFT			0x07
>  #define PALMAS_SWOFF_COLDRST_PWRDOWN				0x40
> -#define PALMAS_SWOFF_COLDRST_PWRDOWN_SHIFT			6
> +#define PALMAS_SWOFF_COLDRST_PWRDOWN_SHIFT			0x06
>  #define PALMAS_SWOFF_COLDRST_WTD				0x20
> -#define PALMAS_SWOFF_COLDRST_WTD_SHIFT				5
> +#define PALMAS_SWOFF_COLDRST_WTD_SHIFT				0x05
>  #define PALMAS_SWOFF_COLDRST_TSHUT				0x10
> -#define PALMAS_SWOFF_COLDRST_TSHUT_SHIFT			4
> +#define PALMAS_SWOFF_COLDRST_TSHUT_SHIFT			0x04
>  #define PALMAS_SWOFF_COLDRST_RESET_IN				0x08
> -#define PALMAS_SWOFF_COLDRST_RESET_IN_SHIFT			3
> +#define PALMAS_SWOFF_COLDRST_RESET_IN_SHIFT			0x03
>  #define PALMAS_SWOFF_COLDRST_SW_RST				0x04
> -#define PALMAS_SWOFF_COLDRST_SW_RST_SHIFT			2
> +#define PALMAS_SWOFF_COLDRST_SW_RST_SHIFT			0x02
>  #define PALMAS_SWOFF_COLDRST_VSYS_LO				0x02
> -#define PALMAS_SWOFF_COLDRST_VSYS_LO_SHIFT			1
> +#define PALMAS_SWOFF_COLDRST_VSYS_LO_SHIFT			0x01
>  #define PALMAS_SWOFF_COLDRST_GPADC_SHUTDOWN			0x01
> -#define PALMAS_SWOFF_COLDRST_GPADC_SHUTDOWN_SHIFT		0
> +#define PALMAS_SWOFF_COLDRST_GPADC_SHUTDOWN_SHIFT		0x00
>  
>  /* Bit definitions for SWOFF_STATUS */
>  #define PALMAS_SWOFF_STATUS_PWRON_LPK				0x80
> -#define PALMAS_SWOFF_STATUS_PWRON_LPK_SHIFT			7
> +#define PALMAS_SWOFF_STATUS_PWRON_LPK_SHIFT			0x07
>  #define PALMAS_SWOFF_STATUS_PWRDOWN				0x40
> -#define PALMAS_SWOFF_STATUS_PWRDOWN_SHIFT			6
> +#define PALMAS_SWOFF_STATUS_PWRDOWN_SHIFT			0x06
>  #define PALMAS_SWOFF_STATUS_WTD					0x20
> -#define PALMAS_SWOFF_STATUS_WTD_SHIFT				5
> +#define PALMAS_SWOFF_STATUS_WTD_SHIFT				0x05
>  #define PALMAS_SWOFF_STATUS_TSHUT				0x10
> -#define PALMAS_SWOFF_STATUS_TSHUT_SHIFT				4
> +#define PALMAS_SWOFF_STATUS_TSHUT_SHIFT				0x04
>  #define PALMAS_SWOFF_STATUS_RESET_IN				0x08
> -#define PALMAS_SWOFF_STATUS_RESET_IN_SHIFT			3
> +#define PALMAS_SWOFF_STATUS_RESET_IN_SHIFT			0x03
>  #define PALMAS_SWOFF_STATUS_SW_RST				0x04
> -#define PALMAS_SWOFF_STATUS_SW_RST_SHIFT			2
> +#define PALMAS_SWOFF_STATUS_SW_RST_SHIFT			0x02
>  #define PALMAS_SWOFF_STATUS_VSYS_LO				0x02
> -#define PALMAS_SWOFF_STATUS_VSYS_LO_SHIFT			1
> +#define PALMAS_SWOFF_STATUS_VSYS_LO_SHIFT			0x01
>  #define PALMAS_SWOFF_STATUS_GPADC_SHUTDOWN			0x01
> -#define PALMAS_SWOFF_STATUS_GPADC_SHUTDOWN_SHIFT		0
> +#define PALMAS_SWOFF_STATUS_GPADC_SHUTDOWN_SHIFT		0x00
>  
>  /* Bit definitions for PMU_CONFIG */
>  #define PALMAS_PMU_CONFIG_MULTI_CELL_EN				0x40
> -#define PALMAS_PMU_CONFIG_MULTI_CELL_EN_SHIFT			6
> +#define PALMAS_PMU_CONFIG_MULTI_CELL_EN_SHIFT			0x06
>  #define PALMAS_PMU_CONFIG_SPARE_MASK				0x30
> -#define PALMAS_PMU_CONFIG_SPARE_SHIFT				4
> +#define PALMAS_PMU_CONFIG_SPARE_SHIFT				0x04
>  #define PALMAS_PMU_CONFIG_SWOFF_DLY_MASK			0x0c
> -#define PALMAS_PMU_CONFIG_SWOFF_DLY_SHIFT			2
> +#define PALMAS_PMU_CONFIG_SWOFF_DLY_SHIFT			0x02
>  #define PALMAS_PMU_CONFIG_GATE_RESET_OUT			0x02
> -#define PALMAS_PMU_CONFIG_GATE_RESET_OUT_SHIFT			1
> +#define PALMAS_PMU_CONFIG_GATE_RESET_OUT_SHIFT			0x01
>  #define PALMAS_PMU_CONFIG_AUTODEVON				0x01
> -#define PALMAS_PMU_CONFIG_AUTODEVON_SHIFT			0
> +#define PALMAS_PMU_CONFIG_AUTODEVON_SHIFT			0x00
>  
>  /* Bit definitions for SPARE */
>  #define PALMAS_SPARE_SPARE_MASK					0xf8
> -#define PALMAS_SPARE_SPARE_SHIFT				3
> +#define PALMAS_SPARE_SPARE_SHIFT				0x03
>  #define PALMAS_SPARE_REGEN3_OD					0x04
> -#define PALMAS_SPARE_REGEN3_OD_SHIFT				2
> +#define PALMAS_SPARE_REGEN3_OD_SHIFT				0x02
>  #define PALMAS_SPARE_REGEN2_OD					0x02
> -#define PALMAS_SPARE_REGEN2_OD_SHIFT				1
> +#define PALMAS_SPARE_REGEN2_OD_SHIFT				0x01
>  #define PALMAS_SPARE_REGEN1_OD					0x01
> -#define PALMAS_SPARE_REGEN1_OD_SHIFT				0
> +#define PALMAS_SPARE_REGEN1_OD_SHIFT				0x00
>  
>  /* Bit definitions for PMU_SECONDARY_INT */
>  #define PALMAS_PMU_SECONDARY_INT_VBUS_OVV_INT_SRC		0x80
> -#define PALMAS_PMU_SECONDARY_INT_VBUS_OVV_INT_SRC_SHIFT		7
> +#define PALMAS_PMU_SECONDARY_INT_VBUS_OVV_INT_SRC_SHIFT		0x07
>  #define PALMAS_PMU_SECONDARY_INT_CHARG_DET_N_INT_SRC		0x40
> -#define PALMAS_PMU_SECONDARY_INT_CHARG_DET_N_INT_SRC_SHIFT	6
> +#define PALMAS_PMU_SECONDARY_INT_CHARG_DET_N_INT_SRC_SHIFT	0x06
>  #define PALMAS_PMU_SECONDARY_INT_BB_INT_SRC			0x20
> -#define PALMAS_PMU_SECONDARY_INT_BB_INT_SRC_SHIFT		5
> +#define PALMAS_PMU_SECONDARY_INT_BB_INT_SRC_SHIFT		0x05
>  #define PALMAS_PMU_SECONDARY_INT_FBI_INT_SRC			0x10
> -#define PALMAS_PMU_SECONDARY_INT_FBI_INT_SRC_SHIFT		4
> +#define PALMAS_PMU_SECONDARY_INT_FBI_INT_SRC_SHIFT		0x04
>  #define PALMAS_PMU_SECONDARY_INT_VBUS_OVV_MASK			0x08
> -#define PALMAS_PMU_SECONDARY_INT_VBUS_OVV_MASK_SHIFT		3
> +#define PALMAS_PMU_SECONDARY_INT_VBUS_OVV_MASK_SHIFT		0x03
>  #define PALMAS_PMU_SECONDARY_INT_CHARG_DET_N_MASK		0x04
> -#define PALMAS_PMU_SECONDARY_INT_CHARG_DET_N_MASK_SHIFT		2
> +#define PALMAS_PMU_SECONDARY_INT_CHARG_DET_N_MASK_SHIFT		0x02
>  #define PALMAS_PMU_SECONDARY_INT_BB_MASK			0x02
> -#define PALMAS_PMU_SECONDARY_INT_BB_MASK_SHIFT			1
> +#define PALMAS_PMU_SECONDARY_INT_BB_MASK_SHIFT			0x01
>  #define PALMAS_PMU_SECONDARY_INT_FBI_MASK			0x01
> -#define PALMAS_PMU_SECONDARY_INT_FBI_MASK_SHIFT			0
> +#define PALMAS_PMU_SECONDARY_INT_FBI_MASK_SHIFT			0x00
>  
>  /* Bit definitions for SW_REVISION */
> -#define PALMAS_SW_REVISION_SW_REVISION_MASK			0xff
> -#define PALMAS_SW_REVISION_SW_REVISION_SHIFT			0
> +#define PALMAS_SW_REVISION_SW_REVISION_MASK			0xFF
> +#define PALMAS_SW_REVISION_SW_REVISION_SHIFT			0x00
>  
>  /* Bit definitions for EXT_CHRG_CTRL */
>  #define PALMAS_EXT_CHRG_CTRL_VBUS_OVV_STATUS			0x80
> -#define PALMAS_EXT_CHRG_CTRL_VBUS_OVV_STATUS_SHIFT		7
> +#define PALMAS_EXT_CHRG_CTRL_VBUS_OVV_STATUS_SHIFT		0x07
>  #define PALMAS_EXT_CHRG_CTRL_CHARG_DET_N_STATUS			0x40
> -#define PALMAS_EXT_CHRG_CTRL_CHARG_DET_N_STATUS_SHIFT		6
> +#define PALMAS_EXT_CHRG_CTRL_CHARG_DET_N_STATUS_SHIFT		0x06
>  #define PALMAS_EXT_CHRG_CTRL_VSYS_DEBOUNCE_DELAY		0x08
> -#define PALMAS_EXT_CHRG_CTRL_VSYS_DEBOUNCE_DELAY_SHIFT		3
> +#define PALMAS_EXT_CHRG_CTRL_VSYS_DEBOUNCE_DELAY_SHIFT		0x03
>  #define PALMAS_EXT_CHRG_CTRL_CHRG_DET_N				0x04
> -#define PALMAS_EXT_CHRG_CTRL_CHRG_DET_N_SHIFT			2
> +#define PALMAS_EXT_CHRG_CTRL_CHRG_DET_N_SHIFT			0x02
>  #define PALMAS_EXT_CHRG_CTRL_AUTO_ACA_EN			0x02
> -#define PALMAS_EXT_CHRG_CTRL_AUTO_ACA_EN_SHIFT			1
> +#define PALMAS_EXT_CHRG_CTRL_AUTO_ACA_EN_SHIFT			0x01
>  #define PALMAS_EXT_CHRG_CTRL_AUTO_LDOUSB_EN			0x01
> -#define PALMAS_EXT_CHRG_CTRL_AUTO_LDOUSB_EN_SHIFT		0
> +#define PALMAS_EXT_CHRG_CTRL_AUTO_LDOUSB_EN_SHIFT		0x00
>  
>  /* Bit definitions for PMU_SECONDARY_INT2 */
>  #define PALMAS_PMU_SECONDARY_INT2_DVFS2_INT_SRC			0x20
> -#define PALMAS_PMU_SECONDARY_INT2_DVFS2_INT_SRC_SHIFT		5
> +#define PALMAS_PMU_SECONDARY_INT2_DVFS2_INT_SRC_SHIFT		0x05
>  #define PALMAS_PMU_SECONDARY_INT2_DVFS1_INT_SRC			0x10
> -#define PALMAS_PMU_SECONDARY_INT2_DVFS1_INT_SRC_SHIFT		4
> +#define PALMAS_PMU_SECONDARY_INT2_DVFS1_INT_SRC_SHIFT		0x04
>  #define PALMAS_PMU_SECONDARY_INT2_DVFS2_MASK			0x02
> -#define PALMAS_PMU_SECONDARY_INT2_DVFS2_MASK_SHIFT		1
> +#define PALMAS_PMU_SECONDARY_INT2_DVFS2_MASK_SHIFT		0x01
>  #define PALMAS_PMU_SECONDARY_INT2_DVFS1_MASK			0x01
> -#define PALMAS_PMU_SECONDARY_INT2_DVFS1_MASK_SHIFT		0
> +#define PALMAS_PMU_SECONDARY_INT2_DVFS1_MASK_SHIFT		0x00
>  
>  /* Registers for function RESOURCE */
> -#define PALMAS_CLK32KG_CTRL					0x0
> -#define PALMAS_CLK32KGAUDIO_CTRL				0x1
> -#define PALMAS_REGEN1_CTRL					0x2
> -#define PALMAS_REGEN2_CTRL					0x3
> -#define PALMAS_SYSEN1_CTRL					0x4
> -#define PALMAS_SYSEN2_CTRL					0x5
> -#define PALMAS_NSLEEP_RES_ASSIGN				0x6
> -#define PALMAS_NSLEEP_SMPS_ASSIGN				0x7
> -#define PALMAS_NSLEEP_LDO_ASSIGN1				0x8
> -#define PALMAS_NSLEEP_LDO_ASSIGN2				0x9
> -#define PALMAS_ENABLE1_RES_ASSIGN				0xA
> -#define PALMAS_ENABLE1_SMPS_ASSIGN				0xB
> -#define PALMAS_ENABLE1_LDO_ASSIGN1				0xC
> -#define PALMAS_ENABLE1_LDO_ASSIGN2				0xD
> -#define PALMAS_ENABLE2_RES_ASSIGN				0xE
> -#define PALMAS_ENABLE2_SMPS_ASSIGN				0xF
> +#define PALMAS_CLK32KG_CTRL					0x00
> +#define PALMAS_CLK32KGAUDIO_CTRL				0x01
> +#define PALMAS_REGEN1_CTRL					0x02
> +#define PALMAS_REGEN2_CTRL					0x03
> +#define PALMAS_SYSEN1_CTRL					0x04
> +#define PALMAS_SYSEN2_CTRL					0x05
> +#define PALMAS_NSLEEP_RES_ASSIGN				0x06
> +#define PALMAS_NSLEEP_SMPS_ASSIGN				0x07
> +#define PALMAS_NSLEEP_LDO_ASSIGN1				0x08
> +#define PALMAS_NSLEEP_LDO_ASSIGN2				0x09
> +#define PALMAS_ENABLE1_RES_ASSIGN				0x0A
> +#define PALMAS_ENABLE1_SMPS_ASSIGN				0x0B
> +#define PALMAS_ENABLE1_LDO_ASSIGN1				0x0C
> +#define PALMAS_ENABLE1_LDO_ASSIGN2				0x0D
> +#define PALMAS_ENABLE2_RES_ASSIGN				0x0E
> +#define PALMAS_ENABLE2_SMPS_ASSIGN				0x0F
>  #define PALMAS_ENABLE2_LDO_ASSIGN1				0x10
>  #define PALMAS_ENABLE2_LDO_ASSIGN2				0x11
>  #define PALMAS_REGEN3_CTRL					0x12
>  
>  /* Bit definitions for CLK32KG_CTRL */
>  #define PALMAS_CLK32KG_CTRL_STATUS				0x10
> -#define PALMAS_CLK32KG_CTRL_STATUS_SHIFT			4
> +#define PALMAS_CLK32KG_CTRL_STATUS_SHIFT			0x04
>  #define PALMAS_CLK32KG_CTRL_MODE_SLEEP				0x04
> -#define PALMAS_CLK32KG_CTRL_MODE_SLEEP_SHIFT			2
> +#define PALMAS_CLK32KG_CTRL_MODE_SLEEP_SHIFT			0x02
>  #define PALMAS_CLK32KG_CTRL_MODE_ACTIVE				0x01
> -#define PALMAS_CLK32KG_CTRL_MODE_ACTIVE_SHIFT			0
> +#define PALMAS_CLK32KG_CTRL_MODE_ACTIVE_SHIFT			0x00
>  
>  /* Bit definitions for CLK32KGAUDIO_CTRL */
>  #define PALMAS_CLK32KGAUDIO_CTRL_STATUS				0x10
> -#define PALMAS_CLK32KGAUDIO_CTRL_STATUS_SHIFT			4
> +#define PALMAS_CLK32KGAUDIO_CTRL_STATUS_SHIFT			0x04
>  #define PALMAS_CLK32KGAUDIO_CTRL_RESERVED3			0x08
> -#define PALMAS_CLK32KGAUDIO_CTRL_RESERVED3_SHIFT		3
> +#define PALMAS_CLK32KGAUDIO_CTRL_RESERVED3_SHIFT		0x03
>  #define PALMAS_CLK32KGAUDIO_CTRL_MODE_SLEEP			0x04
> -#define PALMAS_CLK32KGAUDIO_CTRL_MODE_SLEEP_SHIFT		2
> +#define PALMAS_CLK32KGAUDIO_CTRL_MODE_SLEEP_SHIFT		0x02
>  #define PALMAS_CLK32KGAUDIO_CTRL_MODE_ACTIVE			0x01
> -#define PALMAS_CLK32KGAUDIO_CTRL_MODE_ACTIVE_SHIFT		0
> +#define PALMAS_CLK32KGAUDIO_CTRL_MODE_ACTIVE_SHIFT		0x00
>  
>  /* Bit definitions for REGEN1_CTRL */
>  #define PALMAS_REGEN1_CTRL_STATUS				0x10
> -#define PALMAS_REGEN1_CTRL_STATUS_SHIFT				4
> +#define PALMAS_REGEN1_CTRL_STATUS_SHIFT				0x04
>  #define PALMAS_REGEN1_CTRL_MODE_SLEEP				0x04
> -#define PALMAS_REGEN1_CTRL_MODE_SLEEP_SHIFT			2
> +#define PALMAS_REGEN1_CTRL_MODE_SLEEP_SHIFT			0x02
>  #define PALMAS_REGEN1_CTRL_MODE_ACTIVE				0x01
> -#define PALMAS_REGEN1_CTRL_MODE_ACTIVE_SHIFT			0
> +#define PALMAS_REGEN1_CTRL_MODE_ACTIVE_SHIFT			0x00
>  
>  /* Bit definitions for REGEN2_CTRL */
>  #define PALMAS_REGEN2_CTRL_STATUS				0x10
> -#define PALMAS_REGEN2_CTRL_STATUS_SHIFT				4
> +#define PALMAS_REGEN2_CTRL_STATUS_SHIFT				0x04
>  #define PALMAS_REGEN2_CTRL_MODE_SLEEP				0x04
> -#define PALMAS_REGEN2_CTRL_MODE_SLEEP_SHIFT			2
> +#define PALMAS_REGEN2_CTRL_MODE_SLEEP_SHIFT			0x02
>  #define PALMAS_REGEN2_CTRL_MODE_ACTIVE				0x01
> -#define PALMAS_REGEN2_CTRL_MODE_ACTIVE_SHIFT			0
> +#define PALMAS_REGEN2_CTRL_MODE_ACTIVE_SHIFT			0x00
>  
>  /* Bit definitions for SYSEN1_CTRL */
>  #define PALMAS_SYSEN1_CTRL_STATUS				0x10
> -#define PALMAS_SYSEN1_CTRL_STATUS_SHIFT				4
> +#define PALMAS_SYSEN1_CTRL_STATUS_SHIFT				0x04
>  #define PALMAS_SYSEN1_CTRL_MODE_SLEEP				0x04
> -#define PALMAS_SYSEN1_CTRL_MODE_SLEEP_SHIFT			2
> +#define PALMAS_SYSEN1_CTRL_MODE_SLEEP_SHIFT			0x02
>  #define PALMAS_SYSEN1_CTRL_MODE_ACTIVE				0x01
> -#define PALMAS_SYSEN1_CTRL_MODE_ACTIVE_SHIFT			0
> +#define PALMAS_SYSEN1_CTRL_MODE_ACTIVE_SHIFT			0x00
>  
>  /* Bit definitions for SYSEN2_CTRL */
>  #define PALMAS_SYSEN2_CTRL_STATUS				0x10
> -#define PALMAS_SYSEN2_CTRL_STATUS_SHIFT				4
> +#define PALMAS_SYSEN2_CTRL_STATUS_SHIFT				0x04
>  #define PALMAS_SYSEN2_CTRL_MODE_SLEEP				0x04
> -#define PALMAS_SYSEN2_CTRL_MODE_SLEEP_SHIFT			2
> +#define PALMAS_SYSEN2_CTRL_MODE_SLEEP_SHIFT			0x02
>  #define PALMAS_SYSEN2_CTRL_MODE_ACTIVE				0x01
> -#define PALMAS_SYSEN2_CTRL_MODE_ACTIVE_SHIFT			0
> +#define PALMAS_SYSEN2_CTRL_MODE_ACTIVE_SHIFT			0x00
>  
>  /* Bit definitions for NSLEEP_RES_ASSIGN */
>  #define PALMAS_NSLEEP_RES_ASSIGN_REGEN3				0x40
> -#define PALMAS_NSLEEP_RES_ASSIGN_REGEN3_SHIFT			6
> +#define PALMAS_NSLEEP_RES_ASSIGN_REGEN3_SHIFT			0x06
>  #define PALMAS_NSLEEP_RES_ASSIGN_CLK32KGAUDIO			0x20
> -#define PALMAS_NSLEEP_RES_ASSIGN_CLK32KGAUDIO_SHIFT		5
> +#define PALMAS_NSLEEP_RES_ASSIGN_CLK32KGAUDIO_SHIFT		0x05
>  #define PALMAS_NSLEEP_RES_ASSIGN_CLK32KG			0x10
> -#define PALMAS_NSLEEP_RES_ASSIGN_CLK32KG_SHIFT			4
> +#define PALMAS_NSLEEP_RES_ASSIGN_CLK32KG_SHIFT			0x04
>  #define PALMAS_NSLEEP_RES_ASSIGN_SYSEN2				0x08
> -#define PALMAS_NSLEEP_RES_ASSIGN_SYSEN2_SHIFT			3
> +#define PALMAS_NSLEEP_RES_ASSIGN_SYSEN2_SHIFT			0x03
>  #define PALMAS_NSLEEP_RES_ASSIGN_SYSEN1				0x04
> -#define PALMAS_NSLEEP_RES_ASSIGN_SYSEN1_SHIFT			2
> +#define PALMAS_NSLEEP_RES_ASSIGN_SYSEN1_SHIFT			0x02
>  #define PALMAS_NSLEEP_RES_ASSIGN_REGEN2				0x02
> -#define PALMAS_NSLEEP_RES_ASSIGN_REGEN2_SHIFT			1
> +#define PALMAS_NSLEEP_RES_ASSIGN_REGEN2_SHIFT			0x01
>  #define PALMAS_NSLEEP_RES_ASSIGN_REGEN1				0x01
> -#define PALMAS_NSLEEP_RES_ASSIGN_REGEN1_SHIFT			0
> +#define PALMAS_NSLEEP_RES_ASSIGN_REGEN1_SHIFT			0x00
>  
>  /* Bit definitions for NSLEEP_SMPS_ASSIGN */
>  #define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS10			0x80
> -#define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS10_SHIFT			7
> +#define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS10_SHIFT			0x07
>  #define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS9				0x40
> -#define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS9_SHIFT			6
> +#define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS9_SHIFT			0x06
>  #define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS8				0x20
> -#define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS8_SHIFT			5
> +#define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS8_SHIFT			0x05
>  #define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS7				0x10
> -#define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS7_SHIFT			4
> +#define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS7_SHIFT			0x04
>  #define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS6				0x08
> -#define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS6_SHIFT			3
> +#define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS6_SHIFT			0x03
>  #define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS45			0x04
> -#define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS45_SHIFT			2
> +#define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS45_SHIFT			0x02
>  #define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS3				0x02
> -#define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS3_SHIFT			1
> +#define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS3_SHIFT			0x01
>  #define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS12			0x01
> -#define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS12_SHIFT			0
> +#define PALMAS_NSLEEP_SMPS_ASSIGN_SMPS12_SHIFT			0x00
>  
>  /* Bit definitions for NSLEEP_LDO_ASSIGN1 */
>  #define PALMAS_NSLEEP_LDO_ASSIGN1_LDO8				0x80
> -#define PALMAS_NSLEEP_LDO_ASSIGN1_LDO8_SHIFT			7
> +#define PALMAS_NSLEEP_LDO_ASSIGN1_LDO8_SHIFT			0x07
>  #define PALMAS_NSLEEP_LDO_ASSIGN1_LDO7				0x40
> -#define PALMAS_NSLEEP_LDO_ASSIGN1_LDO7_SHIFT			6
> +#define PALMAS_NSLEEP_LDO_ASSIGN1_LDO7_SHIFT			0x06
>  #define PALMAS_NSLEEP_LDO_ASSIGN1_LDO6				0x20
> -#define PALMAS_NSLEEP_LDO_ASSIGN1_LDO6_SHIFT			5
> +#define PALMAS_NSLEEP_LDO_ASSIGN1_LDO6_SHIFT			0x05
>  #define PALMAS_NSLEEP_LDO_ASSIGN1_LDO5				0x10
> -#define PALMAS_NSLEEP_LDO_ASSIGN1_LDO5_SHIFT			4
> +#define PALMAS_NSLEEP_LDO_ASSIGN1_LDO5_SHIFT			0x04
>  #define PALMAS_NSLEEP_LDO_ASSIGN1_LDO4				0x08
> -#define PALMAS_NSLEEP_LDO_ASSIGN1_LDO4_SHIFT			3
> +#define PALMAS_NSLEEP_LDO_ASSIGN1_LDO4_SHIFT			0x03
>  #define PALMAS_NSLEEP_LDO_ASSIGN1_LDO3				0x04
> -#define PALMAS_NSLEEP_LDO_ASSIGN1_LDO3_SHIFT			2
> +#define PALMAS_NSLEEP_LDO_ASSIGN1_LDO3_SHIFT			0x02
>  #define PALMAS_NSLEEP_LDO_ASSIGN1_LDO2				0x02
> -#define PALMAS_NSLEEP_LDO_ASSIGN1_LDO2_SHIFT			1
> +#define PALMAS_NSLEEP_LDO_ASSIGN1_LDO2_SHIFT			0x01
>  #define PALMAS_NSLEEP_LDO_ASSIGN1_LDO1				0x01
> -#define PALMAS_NSLEEP_LDO_ASSIGN1_LDO1_SHIFT			0
> +#define PALMAS_NSLEEP_LDO_ASSIGN1_LDO1_SHIFT			0x00
>  
>  /* Bit definitions for NSLEEP_LDO_ASSIGN2 */
>  #define PALMAS_NSLEEP_LDO_ASSIGN2_LDOUSB			0x04
> -#define PALMAS_NSLEEP_LDO_ASSIGN2_LDOUSB_SHIFT			2
> +#define PALMAS_NSLEEP_LDO_ASSIGN2_LDOUSB_SHIFT			0x02
>  #define PALMAS_NSLEEP_LDO_ASSIGN2_LDOLN				0x02
> -#define PALMAS_NSLEEP_LDO_ASSIGN2_LDOLN_SHIFT			1
> +#define PALMAS_NSLEEP_LDO_ASSIGN2_LDOLN_SHIFT			0x01
>  #define PALMAS_NSLEEP_LDO_ASSIGN2_LDO9				0x01
> -#define PALMAS_NSLEEP_LDO_ASSIGN2_LDO9_SHIFT			0
> +#define PALMAS_NSLEEP_LDO_ASSIGN2_LDO9_SHIFT			0x00
>  
>  /* Bit definitions for ENABLE1_RES_ASSIGN */
>  #define PALMAS_ENABLE1_RES_ASSIGN_REGEN3			0x40
> -#define PALMAS_ENABLE1_RES_ASSIGN_REGEN3_SHIFT			6
> +#define PALMAS_ENABLE1_RES_ASSIGN_REGEN3_SHIFT			0x06
>  #define PALMAS_ENABLE1_RES_ASSIGN_CLK32KGAUDIO			0x20
> -#define PALMAS_ENABLE1_RES_ASSIGN_CLK32KGAUDIO_SHIFT		5
> +#define PALMAS_ENABLE1_RES_ASSIGN_CLK32KGAUDIO_SHIFT		0x05
>  #define PALMAS_ENABLE1_RES_ASSIGN_CLK32KG			0x10
> -#define PALMAS_ENABLE1_RES_ASSIGN_CLK32KG_SHIFT			4
> +#define PALMAS_ENABLE1_RES_ASSIGN_CLK32KG_SHIFT			0x04
>  #define PALMAS_ENABLE1_RES_ASSIGN_SYSEN2			0x08
> -#define PALMAS_ENABLE1_RES_ASSIGN_SYSEN2_SHIFT			3
> +#define PALMAS_ENABLE1_RES_ASSIGN_SYSEN2_SHIFT			0x03
>  #define PALMAS_ENABLE1_RES_ASSIGN_SYSEN1			0x04
> -#define PALMAS_ENABLE1_RES_ASSIGN_SYSEN1_SHIFT			2
> +#define PALMAS_ENABLE1_RES_ASSIGN_SYSEN1_SHIFT			0x02
>  #define PALMAS_ENABLE1_RES_ASSIGN_REGEN2			0x02
> -#define PALMAS_ENABLE1_RES_ASSIGN_REGEN2_SHIFT			1
> +#define PALMAS_ENABLE1_RES_ASSIGN_REGEN2_SHIFT			0x01
>  #define PALMAS_ENABLE1_RES_ASSIGN_REGEN1			0x01
> -#define PALMAS_ENABLE1_RES_ASSIGN_REGEN1_SHIFT			0
> +#define PALMAS_ENABLE1_RES_ASSIGN_REGEN1_SHIFT			0x00
>  
>  /* Bit definitions for ENABLE1_SMPS_ASSIGN */
>  #define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS10			0x80
> -#define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS10_SHIFT			7
> +#define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS10_SHIFT			0x07
>  #define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS9			0x40
> -#define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS9_SHIFT			6
> +#define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS9_SHIFT			0x06
>  #define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS8			0x20
> -#define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS8_SHIFT			5
> +#define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS8_SHIFT			0x05
>  #define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS7			0x10
> -#define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS7_SHIFT			4
> +#define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS7_SHIFT			0x04
>  #define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS6			0x08
> -#define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS6_SHIFT			3
> +#define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS6_SHIFT			0x03
>  #define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS45			0x04
> -#define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS45_SHIFT			2
> +#define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS45_SHIFT			0x02
>  #define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS3			0x02
> -#define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS3_SHIFT			1
> +#define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS3_SHIFT			0x01
>  #define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS12			0x01
> -#define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS12_SHIFT			0
> +#define PALMAS_ENABLE1_SMPS_ASSIGN_SMPS12_SHIFT			0x00
>  
>  /* Bit definitions for ENABLE1_LDO_ASSIGN1 */
>  #define PALMAS_ENABLE1_LDO_ASSIGN1_LDO8				0x80
> -#define PALMAS_ENABLE1_LDO_ASSIGN1_LDO8_SHIFT			7
> +#define PALMAS_ENABLE1_LDO_ASSIGN1_LDO8_SHIFT			0x07
>  #define PALMAS_ENABLE1_LDO_ASSIGN1_LDO7				0x40
> -#define PALMAS_ENABLE1_LDO_ASSIGN1_LDO7_SHIFT			6
> +#define PALMAS_ENABLE1_LDO_ASSIGN1_LDO7_SHIFT			0x06
>  #define PALMAS_ENABLE1_LDO_ASSIGN1_LDO6				0x20
> -#define PALMAS_ENABLE1_LDO_ASSIGN1_LDO6_SHIFT			5
> +#define PALMAS_ENABLE1_LDO_ASSIGN1_LDO6_SHIFT			0x05
>  #define PALMAS_ENABLE1_LDO_ASSIGN1_LDO5				0x10
> -#define PALMAS_ENABLE1_LDO_ASSIGN1_LDO5_SHIFT			4
> +#define PALMAS_ENABLE1_LDO_ASSIGN1_LDO5_SHIFT			0x04
>  #define PALMAS_ENABLE1_LDO_ASSIGN1_LDO4				0x08
> -#define PALMAS_ENABLE1_LDO_ASSIGN1_LDO4_SHIFT			3
> +#define PALMAS_ENABLE1_LDO_ASSIGN1_LDO4_SHIFT			0x03
>  #define PALMAS_ENABLE1_LDO_ASSIGN1_LDO3				0x04
> -#define PALMAS_ENABLE1_LDO_ASSIGN1_LDO3_SHIFT			2
> +#define PALMAS_ENABLE1_LDO_ASSIGN1_LDO3_SHIFT			0x02
>  #define PALMAS_ENABLE1_LDO_ASSIGN1_LDO2				0x02
> -#define PALMAS_ENABLE1_LDO_ASSIGN1_LDO2_SHIFT			1
> +#define PALMAS_ENABLE1_LDO_ASSIGN1_LDO2_SHIFT			0x01
>  #define PALMAS_ENABLE1_LDO_ASSIGN1_LDO1				0x01
> -#define PALMAS_ENABLE1_LDO_ASSIGN1_LDO1_SHIFT			0
> +#define PALMAS_ENABLE1_LDO_ASSIGN1_LDO1_SHIFT			0x00
>  
>  /* Bit definitions for ENABLE1_LDO_ASSIGN2 */
>  #define PALMAS_ENABLE1_LDO_ASSIGN2_LDOUSB			0x04
> -#define PALMAS_ENABLE1_LDO_ASSIGN2_LDOUSB_SHIFT			2
> +#define PALMAS_ENABLE1_LDO_ASSIGN2_LDOUSB_SHIFT			0x02
>  #define PALMAS_ENABLE1_LDO_ASSIGN2_LDOLN			0x02
> -#define PALMAS_ENABLE1_LDO_ASSIGN2_LDOLN_SHIFT			1
> +#define PALMAS_ENABLE1_LDO_ASSIGN2_LDOLN_SHIFT			0x01
>  #define PALMAS_ENABLE1_LDO_ASSIGN2_LDO9				0x01
> -#define PALMAS_ENABLE1_LDO_ASSIGN2_LDO9_SHIFT			0
> +#define PALMAS_ENABLE1_LDO_ASSIGN2_LDO9_SHIFT			0x00
>  
>  /* Bit definitions for ENABLE2_RES_ASSIGN */
>  #define PALMAS_ENABLE2_RES_ASSIGN_REGEN3			0x40
> -#define PALMAS_ENABLE2_RES_ASSIGN_REGEN3_SHIFT			6
> +#define PALMAS_ENABLE2_RES_ASSIGN_REGEN3_SHIFT			0x06
>  #define PALMAS_ENABLE2_RES_ASSIGN_CLK32KGAUDIO			0x20
> -#define PALMAS_ENABLE2_RES_ASSIGN_CLK32KGAUDIO_SHIFT		5
> +#define PALMAS_ENABLE2_RES_ASSIGN_CLK32KGAUDIO_SHIFT		0x05
>  #define PALMAS_ENABLE2_RES_ASSIGN_CLK32KG			0x10
> -#define PALMAS_ENABLE2_RES_ASSIGN_CLK32KG_SHIFT			4
> +#define PALMAS_ENABLE2_RES_ASSIGN_CLK32KG_SHIFT			0x04
>  #define PALMAS_ENABLE2_RES_ASSIGN_SYSEN2			0x08
> -#define PALMAS_ENABLE2_RES_ASSIGN_SYSEN2_SHIFT			3
> +#define PALMAS_ENABLE2_RES_ASSIGN_SYSEN2_SHIFT			0x03
>  #define PALMAS_ENABLE2_RES_ASSIGN_SYSEN1			0x04
> -#define PALMAS_ENABLE2_RES_ASSIGN_SYSEN1_SHIFT			2
> +#define PALMAS_ENABLE2_RES_ASSIGN_SYSEN1_SHIFT			0x02
>  #define PALMAS_ENABLE2_RES_ASSIGN_REGEN2			0x02
> -#define PALMAS_ENABLE2_RES_ASSIGN_REGEN2_SHIFT			1
> +#define PALMAS_ENABLE2_RES_ASSIGN_REGEN2_SHIFT			0x01
>  #define PALMAS_ENABLE2_RES_ASSIGN_REGEN1			0x01
> -#define PALMAS_ENABLE2_RES_ASSIGN_REGEN1_SHIFT			0
> +#define PALMAS_ENABLE2_RES_ASSIGN_REGEN1_SHIFT			0x00
>  
>  /* Bit definitions for ENABLE2_SMPS_ASSIGN */
>  #define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS10			0x80
> -#define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS10_SHIFT			7
> +#define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS10_SHIFT			0x07
>  #define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS9			0x40
> -#define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS9_SHIFT			6
> +#define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS9_SHIFT			0x06
>  #define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS8			0x20
> -#define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS8_SHIFT			5
> +#define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS8_SHIFT			0x05
>  #define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS7			0x10
> -#define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS7_SHIFT			4
> +#define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS7_SHIFT			0x04
>  #define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS6			0x08
> -#define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS6_SHIFT			3
> +#define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS6_SHIFT			0x03
>  #define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS45			0x04
> -#define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS45_SHIFT			2
> +#define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS45_SHIFT			0x02
>  #define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS3			0x02
> -#define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS3_SHIFT			1
> +#define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS3_SHIFT			0x01
>  #define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS12			0x01
> -#define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS12_SHIFT			0
> +#define PALMAS_ENABLE2_SMPS_ASSIGN_SMPS12_SHIFT			0x00
>  
>  /* Bit definitions for ENABLE2_LDO_ASSIGN1 */
>  #define PALMAS_ENABLE2_LDO_ASSIGN1_LDO8				0x80
> -#define PALMAS_ENABLE2_LDO_ASSIGN1_LDO8_SHIFT			7
> +#define PALMAS_ENABLE2_LDO_ASSIGN1_LDO8_SHIFT			0x07
>  #define PALMAS_ENABLE2_LDO_ASSIGN1_LDO7				0x40
> -#define PALMAS_ENABLE2_LDO_ASSIGN1_LDO7_SHIFT			6
> +#define PALMAS_ENABLE2_LDO_ASSIGN1_LDO7_SHIFT			0x06
>  #define PALMAS_ENABLE2_LDO_ASSIGN1_LDO6				0x20
> -#define PALMAS_ENABLE2_LDO_ASSIGN1_LDO6_SHIFT			5
> +#define PALMAS_ENABLE2_LDO_ASSIGN1_LDO6_SHIFT			0x05
>  #define PALMAS_ENABLE2_LDO_ASSIGN1_LDO5				0x10
> -#define PALMAS_ENABLE2_LDO_ASSIGN1_LDO5_SHIFT			4
> +#define PALMAS_ENABLE2_LDO_ASSIGN1_LDO5_SHIFT			0x04
>  #define PALMAS_ENABLE2_LDO_ASSIGN1_LDO4				0x08
> -#define PALMAS_ENABLE2_LDO_ASSIGN1_LDO4_SHIFT			3
> +#define PALMAS_ENABLE2_LDO_ASSIGN1_LDO4_SHIFT			0x03
>  #define PALMAS_ENABLE2_LDO_ASSIGN1_LDO3				0x04
> -#define PALMAS_ENABLE2_LDO_ASSIGN1_LDO3_SHIFT			2
> +#define PALMAS_ENABLE2_LDO_ASSIGN1_LDO3_SHIFT			0x02
>  #define PALMAS_ENABLE2_LDO_ASSIGN1_LDO2				0x02
> -#define PALMAS_ENABLE2_LDO_ASSIGN1_LDO2_SHIFT			1
> +#define PALMAS_ENABLE2_LDO_ASSIGN1_LDO2_SHIFT			0x01
>  #define PALMAS_ENABLE2_LDO_ASSIGN1_LDO1				0x01
> -#define PALMAS_ENABLE2_LDO_ASSIGN1_LDO1_SHIFT			0
> +#define PALMAS_ENABLE2_LDO_ASSIGN1_LDO1_SHIFT			0x00
>  
>  /* Bit definitions for ENABLE2_LDO_ASSIGN2 */
>  #define PALMAS_ENABLE2_LDO_ASSIGN2_LDOUSB			0x04
> -#define PALMAS_ENABLE2_LDO_ASSIGN2_LDOUSB_SHIFT			2
> +#define PALMAS_ENABLE2_LDO_ASSIGN2_LDOUSB_SHIFT			0x02
>  #define PALMAS_ENABLE2_LDO_ASSIGN2_LDOLN			0x02
> -#define PALMAS_ENABLE2_LDO_ASSIGN2_LDOLN_SHIFT			1
> +#define PALMAS_ENABLE2_LDO_ASSIGN2_LDOLN_SHIFT			0x01
>  #define PALMAS_ENABLE2_LDO_ASSIGN2_LDO9				0x01
> -#define PALMAS_ENABLE2_LDO_ASSIGN2_LDO9_SHIFT			0
> +#define PALMAS_ENABLE2_LDO_ASSIGN2_LDO9_SHIFT			0x00
>  
>  /* Bit definitions for REGEN3_CTRL */
>  #define PALMAS_REGEN3_CTRL_STATUS				0x10
> -#define PALMAS_REGEN3_CTRL_STATUS_SHIFT				4
> +#define PALMAS_REGEN3_CTRL_STATUS_SHIFT				0x04
>  #define PALMAS_REGEN3_CTRL_MODE_SLEEP				0x04
> -#define PALMAS_REGEN3_CTRL_MODE_SLEEP_SHIFT			2
> +#define PALMAS_REGEN3_CTRL_MODE_SLEEP_SHIFT			0x02
>  #define PALMAS_REGEN3_CTRL_MODE_ACTIVE				0x01
> -#define PALMAS_REGEN3_CTRL_MODE_ACTIVE_SHIFT			0
> +#define PALMAS_REGEN3_CTRL_MODE_ACTIVE_SHIFT			0x00
>  
>  /* Registers for function PAD_CONTROL */
> -#define PALMAS_OD_OUTPUT_CTRL2					0x2
> -#define PALMAS_POLARITY_CTRL2					0x3
> -#define PALMAS_PU_PD_INPUT_CTRL1				0x4
> -#define PALMAS_PU_PD_INPUT_CTRL2				0x5
> -#define PALMAS_PU_PD_INPUT_CTRL3				0x6
> -#define PALMAS_PU_PD_INPUT_CTRL5				0x7
> -#define PALMAS_OD_OUTPUT_CTRL					0x8
> -#define PALMAS_POLARITY_CTRL					0x9
> -#define PALMAS_PRIMARY_SECONDARY_PAD1				0xA
> -#define PALMAS_PRIMARY_SECONDARY_PAD2				0xB
> -#define PALMAS_I2C_SPI						0xC
> -#define PALMAS_PU_PD_INPUT_CTRL4				0xD
> -#define PALMAS_PRIMARY_SECONDARY_PAD3				0xE
> -#define PALMAS_PRIMARY_SECONDARY_PAD4				0xF
> +#define PALMAS_OD_OUTPUT_CTRL2					0x02
> +#define PALMAS_POLARITY_CTRL2					0x03
> +#define PALMAS_PU_PD_INPUT_CTRL1				0x04
> +#define PALMAS_PU_PD_INPUT_CTRL2				0x05
> +#define PALMAS_PU_PD_INPUT_CTRL3				0x06
> +#define PALMAS_PU_PD_INPUT_CTRL5				0x07
> +#define PALMAS_OD_OUTPUT_CTRL					0x08
> +#define PALMAS_POLARITY_CTRL					0x09
> +#define PALMAS_PRIMARY_SECONDARY_PAD1				0x0A
> +#define PALMAS_PRIMARY_SECONDARY_PAD2				0x0B
> +#define PALMAS_I2C_SPI						0x0C
> +#define PALMAS_PU_PD_INPUT_CTRL4				0x0D
> +#define PALMAS_PRIMARY_SECONDARY_PAD3				0x0E
> +#define PALMAS_PRIMARY_SECONDARY_PAD4				0x0F
>  
>  /* Bit definitions for PU_PD_INPUT_CTRL1 */
>  #define PALMAS_PU_PD_INPUT_CTRL1_RESET_IN_PD			0x40
> -#define PALMAS_PU_PD_INPUT_CTRL1_RESET_IN_PD_SHIFT		6
> +#define PALMAS_PU_PD_INPUT_CTRL1_RESET_IN_PD_SHIFT		0x06
>  #define PALMAS_PU_PD_INPUT_CTRL1_GPADC_START_PU			0x20
> -#define PALMAS_PU_PD_INPUT_CTRL1_GPADC_START_PU_SHIFT		5
> +#define PALMAS_PU_PD_INPUT_CTRL1_GPADC_START_PU_SHIFT		0x05
>  #define PALMAS_PU_PD_INPUT_CTRL1_GPADC_START_PD			0x10
> -#define PALMAS_PU_PD_INPUT_CTRL1_GPADC_START_PD_SHIFT		4
> +#define PALMAS_PU_PD_INPUT_CTRL1_GPADC_START_PD_SHIFT		0x04
>  #define PALMAS_PU_PD_INPUT_CTRL1_PWRDOWN_PD			0x04
> -#define PALMAS_PU_PD_INPUT_CTRL1_PWRDOWN_PD_SHIFT		2
> +#define PALMAS_PU_PD_INPUT_CTRL1_PWRDOWN_PD_SHIFT		0x02
>  #define PALMAS_PU_PD_INPUT_CTRL1_NRESWARM_PU			0x02
> -#define PALMAS_PU_PD_INPUT_CTRL1_NRESWARM_PU_SHIFT		1
> +#define PALMAS_PU_PD_INPUT_CTRL1_NRESWARM_PU_SHIFT		0x01
>  
>  /* Bit definitions for PU_PD_INPUT_CTRL2 */
>  #define PALMAS_PU_PD_INPUT_CTRL2_ENABLE2_PU			0x20
> -#define PALMAS_PU_PD_INPUT_CTRL2_ENABLE2_PU_SHIFT		5
> +#define PALMAS_PU_PD_INPUT_CTRL2_ENABLE2_PU_SHIFT		0x05
>  #define PALMAS_PU_PD_INPUT_CTRL2_ENABLE2_PD			0x10
> -#define PALMAS_PU_PD_INPUT_CTRL2_ENABLE2_PD_SHIFT		4
> +#define PALMAS_PU_PD_INPUT_CTRL2_ENABLE2_PD_SHIFT		0x04
>  #define PALMAS_PU_PD_INPUT_CTRL2_ENABLE1_PU			0x08
> -#define PALMAS_PU_PD_INPUT_CTRL2_ENABLE1_PU_SHIFT		3
> +#define PALMAS_PU_PD_INPUT_CTRL2_ENABLE1_PU_SHIFT		0x03
>  #define PALMAS_PU_PD_INPUT_CTRL2_ENABLE1_PD			0x04
> -#define PALMAS_PU_PD_INPUT_CTRL2_ENABLE1_PD_SHIFT		2
> +#define PALMAS_PU_PD_INPUT_CTRL2_ENABLE1_PD_SHIFT		0x02
>  #define PALMAS_PU_PD_INPUT_CTRL2_NSLEEP_PU			0x02
> -#define PALMAS_PU_PD_INPUT_CTRL2_NSLEEP_PU_SHIFT		1
> +#define PALMAS_PU_PD_INPUT_CTRL2_NSLEEP_PU_SHIFT		0x01
>  #define PALMAS_PU_PD_INPUT_CTRL2_NSLEEP_PD			0x01
> -#define PALMAS_PU_PD_INPUT_CTRL2_NSLEEP_PD_SHIFT		0
> +#define PALMAS_PU_PD_INPUT_CTRL2_NSLEEP_PD_SHIFT		0x00
>  
>  /* Bit definitions for PU_PD_INPUT_CTRL3 */
>  #define PALMAS_PU_PD_INPUT_CTRL3_ACOK_PD			0x40
> -#define PALMAS_PU_PD_INPUT_CTRL3_ACOK_PD_SHIFT			6
> +#define PALMAS_PU_PD_INPUT_CTRL3_ACOK_PD_SHIFT			0x06
>  #define PALMAS_PU_PD_INPUT_CTRL3_CHRG_DET_N_PD			0x10
> -#define PALMAS_PU_PD_INPUT_CTRL3_CHRG_DET_N_PD_SHIFT		4
> +#define PALMAS_PU_PD_INPUT_CTRL3_CHRG_DET_N_PD_SHIFT		0x04
>  #define PALMAS_PU_PD_INPUT_CTRL3_POWERHOLD_PD			0x04
> -#define PALMAS_PU_PD_INPUT_CTRL3_POWERHOLD_PD_SHIFT		2
> +#define PALMAS_PU_PD_INPUT_CTRL3_POWERHOLD_PD_SHIFT		0x02
>  #define PALMAS_PU_PD_INPUT_CTRL3_MSECURE_PD			0x01
> -#define PALMAS_PU_PD_INPUT_CTRL3_MSECURE_PD_SHIFT		0
> +#define PALMAS_PU_PD_INPUT_CTRL3_MSECURE_PD_SHIFT		0x00
>  
>  /* Bit definitions for OD_OUTPUT_CTRL */
>  #define PALMAS_OD_OUTPUT_CTRL_PWM_2_OD				0x80
> -#define PALMAS_OD_OUTPUT_CTRL_PWM_2_OD_SHIFT			7
> +#define PALMAS_OD_OUTPUT_CTRL_PWM_2_OD_SHIFT			0x07
>  #define PALMAS_OD_OUTPUT_CTRL_VBUSDET_OD			0x40
> -#define PALMAS_OD_OUTPUT_CTRL_VBUSDET_OD_SHIFT			6
> +#define PALMAS_OD_OUTPUT_CTRL_VBUSDET_OD_SHIFT			0x06
>  #define PALMAS_OD_OUTPUT_CTRL_PWM_1_OD				0x20
> -#define PALMAS_OD_OUTPUT_CTRL_PWM_1_OD_SHIFT			5
> +#define PALMAS_OD_OUTPUT_CTRL_PWM_1_OD_SHIFT			0x05
>  #define PALMAS_OD_OUTPUT_CTRL_INT_OD				0x08
> -#define PALMAS_OD_OUTPUT_CTRL_INT_OD_SHIFT			3
> +#define PALMAS_OD_OUTPUT_CTRL_INT_OD_SHIFT			0x03
>  
>  /* Bit definitions for POLARITY_CTRL */
>  #define PALMAS_POLARITY_CTRL_INT_POLARITY			0x80
> -#define PALMAS_POLARITY_CTRL_INT_POLARITY_SHIFT			7
> +#define PALMAS_POLARITY_CTRL_INT_POLARITY_SHIFT			0x07
>  #define PALMAS_POLARITY_CTRL_ENABLE2_POLARITY			0x40
> -#define PALMAS_POLARITY_CTRL_ENABLE2_POLARITY_SHIFT		6
> +#define PALMAS_POLARITY_CTRL_ENABLE2_POLARITY_SHIFT		0x06
>  #define PALMAS_POLARITY_CTRL_ENABLE1_POLARITY			0x20
> -#define PALMAS_POLARITY_CTRL_ENABLE1_POLARITY_SHIFT		5
> +#define PALMAS_POLARITY_CTRL_ENABLE1_POLARITY_SHIFT		0x05
>  #define PALMAS_POLARITY_CTRL_NSLEEP_POLARITY			0x10
> -#define PALMAS_POLARITY_CTRL_NSLEEP_POLARITY_SHIFT		4
> +#define PALMAS_POLARITY_CTRL_NSLEEP_POLARITY_SHIFT		0x04
>  #define PALMAS_POLARITY_CTRL_RESET_IN_POLARITY			0x08
> -#define PALMAS_POLARITY_CTRL_RESET_IN_POLARITY_SHIFT		3
> +#define PALMAS_POLARITY_CTRL_RESET_IN_POLARITY_SHIFT		0x03
>  #define PALMAS_POLARITY_CTRL_GPIO_3_CHRG_DET_N_POLARITY		0x04
> -#define PALMAS_POLARITY_CTRL_GPIO_3_CHRG_DET_N_POLARITY_SHIFT	2
> +#define PALMAS_POLARITY_CTRL_GPIO_3_CHRG_DET_N_POLARITY_SHIFT	0x02
>  #define PALMAS_POLARITY_CTRL_POWERGOOD_USB_PSEL_POLARITY	0x02
> -#define PALMAS_POLARITY_CTRL_POWERGOOD_USB_PSEL_POLARITY_SHIFT	1
> +#define PALMAS_POLARITY_CTRL_POWERGOOD_USB_PSEL_POLARITY_SHIFT	0x01
>  #define PALMAS_POLARITY_CTRL_PWRDOWN_POLARITY			0x01
> -#define PALMAS_POLARITY_CTRL_PWRDOWN_POLARITY_SHIFT		0
> +#define PALMAS_POLARITY_CTRL_PWRDOWN_POLARITY_SHIFT		0x00
>  
>  /* Bit definitions for PRIMARY_SECONDARY_PAD1 */
>  #define PALMAS_PRIMARY_SECONDARY_PAD1_GPIO_3			0x80
> -#define PALMAS_PRIMARY_SECONDARY_PAD1_GPIO_3_SHIFT		7
> +#define PALMAS_PRIMARY_SECONDARY_PAD1_GPIO_3_SHIFT		0x07
>  #define PALMAS_PRIMARY_SECONDARY_PAD1_GPIO_2_MASK		0x60
> -#define PALMAS_PRIMARY_SECONDARY_PAD1_GPIO_2_SHIFT		5
> +#define PALMAS_PRIMARY_SECONDARY_PAD1_GPIO_2_SHIFT		0x05
>  #define PALMAS_PRIMARY_SECONDARY_PAD1_GPIO_1_MASK		0x18
> -#define PALMAS_PRIMARY_SECONDARY_PAD1_GPIO_1_SHIFT		3
> +#define PALMAS_PRIMARY_SECONDARY_PAD1_GPIO_1_SHIFT		0x03
>  #define PALMAS_PRIMARY_SECONDARY_PAD1_GPIO_0			0x04
> -#define PALMAS_PRIMARY_SECONDARY_PAD1_GPIO_0_SHIFT		2
> +#define PALMAS_PRIMARY_SECONDARY_PAD1_GPIO_0_SHIFT		0x02
>  #define PALMAS_PRIMARY_SECONDARY_PAD1_VAC			0x02
> -#define PALMAS_PRIMARY_SECONDARY_PAD1_VAC_SHIFT			1
> +#define PALMAS_PRIMARY_SECONDARY_PAD1_VAC_SHIFT			0x01
>  #define PALMAS_PRIMARY_SECONDARY_PAD1_POWERGOOD			0x01
> -#define PALMAS_PRIMARY_SECONDARY_PAD1_POWERGOOD_SHIFT		0
> +#define PALMAS_PRIMARY_SECONDARY_PAD1_POWERGOOD_SHIFT		0x00
>  
>  /* Bit definitions for PRIMARY_SECONDARY_PAD2 */
>  #define PALMAS_PRIMARY_SECONDARY_PAD2_GPIO_7_MASK		0x30
> -#define PALMAS_PRIMARY_SECONDARY_PAD2_GPIO_7_SHIFT		4
> +#define PALMAS_PRIMARY_SECONDARY_PAD2_GPIO_7_SHIFT		0x04
>  #define PALMAS_PRIMARY_SECONDARY_PAD2_GPIO_6			0x08
> -#define PALMAS_PRIMARY_SECONDARY_PAD2_GPIO_6_SHIFT		3
> +#define PALMAS_PRIMARY_SECONDARY_PAD2_GPIO_6_SHIFT		0x03
>  #define PALMAS_PRIMARY_SECONDARY_PAD2_GPIO_5_MASK		0x06
> -#define PALMAS_PRIMARY_SECONDARY_PAD2_GPIO_5_SHIFT		1
> +#define PALMAS_PRIMARY_SECONDARY_PAD2_GPIO_5_SHIFT		0x01
>  #define PALMAS_PRIMARY_SECONDARY_PAD2_GPIO_4			0x01
> -#define PALMAS_PRIMARY_SECONDARY_PAD2_GPIO_4_SHIFT		0
> +#define PALMAS_PRIMARY_SECONDARY_PAD2_GPIO_4_SHIFT		0x00
>  
>  /* Bit definitions for I2C_SPI */
>  #define PALMAS_I2C_SPI_I2C2OTP_EN				0x80
> -#define PALMAS_I2C_SPI_I2C2OTP_EN_SHIFT				7
> +#define PALMAS_I2C_SPI_I2C2OTP_EN_SHIFT				0x07
>  #define PALMAS_I2C_SPI_I2C2OTP_PAGESEL				0x40
> -#define PALMAS_I2C_SPI_I2C2OTP_PAGESEL_SHIFT			6
> +#define PALMAS_I2C_SPI_I2C2OTP_PAGESEL_SHIFT			0x06
>  #define PALMAS_I2C_SPI_ID_I2C2					0x20
> -#define PALMAS_I2C_SPI_ID_I2C2_SHIFT				5
> +#define PALMAS_I2C_SPI_ID_I2C2_SHIFT				0x05
>  #define PALMAS_I2C_SPI_I2C_SPI					0x10
> -#define PALMAS_I2C_SPI_I2C_SPI_SHIFT				4
> -#define PALMAS_I2C_SPI_ID_I2C1_MASK				0x0f
> -#define PALMAS_I2C_SPI_ID_I2C1_SHIFT				0
> +#define PALMAS_I2C_SPI_I2C_SPI_SHIFT				0x04
> +#define PALMAS_I2C_SPI_ID_I2C1_MASK				0x0F
> +#define PALMAS_I2C_SPI_ID_I2C1_SHIFT				0x00
>  
>  /* Bit definitions for PU_PD_INPUT_CTRL4 */
>  #define PALMAS_PU_PD_INPUT_CTRL4_DVFS2_DAT_PD			0x40
> -#define PALMAS_PU_PD_INPUT_CTRL4_DVFS2_DAT_PD_SHIFT		6
> +#define PALMAS_PU_PD_INPUT_CTRL4_DVFS2_DAT_PD_SHIFT		0x06
>  #define PALMAS_PU_PD_INPUT_CTRL4_DVFS2_CLK_PD			0x10
> -#define PALMAS_PU_PD_INPUT_CTRL4_DVFS2_CLK_PD_SHIFT		4
> +#define PALMAS_PU_PD_INPUT_CTRL4_DVFS2_CLK_PD_SHIFT		0x04
>  #define PALMAS_PU_PD_INPUT_CTRL4_DVFS1_DAT_PD			0x04
> -#define PALMAS_PU_PD_INPUT_CTRL4_DVFS1_DAT_PD_SHIFT		2
> +#define PALMAS_PU_PD_INPUT_CTRL4_DVFS1_DAT_PD_SHIFT		0x02
>  #define PALMAS_PU_PD_INPUT_CTRL4_DVFS1_CLK_PD			0x01
> -#define PALMAS_PU_PD_INPUT_CTRL4_DVFS1_CLK_PD_SHIFT		0
> +#define PALMAS_PU_PD_INPUT_CTRL4_DVFS1_CLK_PD_SHIFT		0x00
>  
>  /* Bit definitions for PRIMARY_SECONDARY_PAD3 */
>  #define PALMAS_PRIMARY_SECONDARY_PAD3_DVFS2			0x02
> -#define PALMAS_PRIMARY_SECONDARY_PAD3_DVFS2_SHIFT		1
> +#define PALMAS_PRIMARY_SECONDARY_PAD3_DVFS2_SHIFT		0x01
>  #define PALMAS_PRIMARY_SECONDARY_PAD3_DVFS1			0x01
> -#define PALMAS_PRIMARY_SECONDARY_PAD3_DVFS1_SHIFT		0
> +#define PALMAS_PRIMARY_SECONDARY_PAD3_DVFS1_SHIFT		0x00
>  
>  /* Registers for function LED_PWM */
> -#define PALMAS_LED_PERIOD_CTRL					0x0
> -#define PALMAS_LED_CTRL						0x1
> -#define PALMAS_PWM_CTRL1					0x2
> -#define PALMAS_PWM_CTRL2					0x3
> +#define PALMAS_LED_PERIOD_CTRL					0x00
> +#define PALMAS_LED_CTRL						0x01
> +#define PALMAS_PWM_CTRL1					0x02
> +#define PALMAS_PWM_CTRL2					0x03
>  
>  /* Bit definitions for LED_PERIOD_CTRL */
>  #define PALMAS_LED_PERIOD_CTRL_LED_2_PERIOD_MASK		0x38
> -#define PALMAS_LED_PERIOD_CTRL_LED_2_PERIOD_SHIFT		3
> +#define PALMAS_LED_PERIOD_CTRL_LED_2_PERIOD_SHIFT		0x03
>  #define PALMAS_LED_PERIOD_CTRL_LED_1_PERIOD_MASK		0x07
> -#define PALMAS_LED_PERIOD_CTRL_LED_1_PERIOD_SHIFT		0
> +#define PALMAS_LED_PERIOD_CTRL_LED_1_PERIOD_SHIFT		0x00
>  
>  /* Bit definitions for LED_CTRL */
>  #define PALMAS_LED_CTRL_LED_2_SEQ				0x20
> -#define PALMAS_LED_CTRL_LED_2_SEQ_SHIFT				5
> +#define PALMAS_LED_CTRL_LED_2_SEQ_SHIFT				0x05
>  #define PALMAS_LED_CTRL_LED_1_SEQ				0x10
> -#define PALMAS_LED_CTRL_LED_1_SEQ_SHIFT				4
> +#define PALMAS_LED_CTRL_LED_1_SEQ_SHIFT				0x04
>  #define PALMAS_LED_CTRL_LED_2_ON_TIME_MASK			0x0c
> -#define PALMAS_LED_CTRL_LED_2_ON_TIME_SHIFT			2
> +#define PALMAS_LED_CTRL_LED_2_ON_TIME_SHIFT			0x02
>  #define PALMAS_LED_CTRL_LED_1_ON_TIME_MASK			0x03
> -#define PALMAS_LED_CTRL_LED_1_ON_TIME_SHIFT			0
> +#define PALMAS_LED_CTRL_LED_1_ON_TIME_SHIFT			0x00
>  
>  /* Bit definitions for PWM_CTRL1 */
>  #define PALMAS_PWM_CTRL1_PWM_FREQ_EN				0x02
> -#define PALMAS_PWM_CTRL1_PWM_FREQ_EN_SHIFT			1
> +#define PALMAS_PWM_CTRL1_PWM_FREQ_EN_SHIFT			0x01
>  #define PALMAS_PWM_CTRL1_PWM_FREQ_SEL				0x01
> -#define PALMAS_PWM_CTRL1_PWM_FREQ_SEL_SHIFT			0
> +#define PALMAS_PWM_CTRL1_PWM_FREQ_SEL_SHIFT			0x00
>  
>  /* Bit definitions for PWM_CTRL2 */
> -#define PALMAS_PWM_CTRL2_PWM_DUTY_SEL_MASK			0xff
> -#define PALMAS_PWM_CTRL2_PWM_DUTY_SEL_SHIFT			0
> +#define PALMAS_PWM_CTRL2_PWM_DUTY_SEL_MASK			0xFF
> +#define PALMAS_PWM_CTRL2_PWM_DUTY_SEL_SHIFT			0x00
>  
>  /* Registers for function INTERRUPT */
> -#define PALMAS_INT1_STATUS					0x0
> -#define PALMAS_INT1_MASK					0x1
> -#define PALMAS_INT1_LINE_STATE					0x2
> -#define PALMAS_INT1_EDGE_DETECT1_RESERVED			0x3
> -#define PALMAS_INT1_EDGE_DETECT2_RESERVED			0x4
> -#define PALMAS_INT2_STATUS					0x5
> -#define PALMAS_INT2_MASK					0x6
> -#define PALMAS_INT2_LINE_STATE					0x7
> -#define PALMAS_INT2_EDGE_DETECT1_RESERVED			0x8
> -#define PALMAS_INT2_EDGE_DETECT2_RESERVED			0x9
> -#define PALMAS_INT3_STATUS					0xA
> -#define PALMAS_INT3_MASK					0xB
> -#define PALMAS_INT3_LINE_STATE					0xC
> -#define PALMAS_INT3_EDGE_DETECT1_RESERVED			0xD
> -#define PALMAS_INT3_EDGE_DETECT2_RESERVED			0xE
> -#define PALMAS_INT4_STATUS					0xF
> +#define PALMAS_INT1_STATUS					0x00
> +#define PALMAS_INT1_MASK					0x01
> +#define PALMAS_INT1_LINE_STATE					0x02
> +#define PALMAS_INT1_EDGE_DETECT1_RESERVED			0x03
> +#define PALMAS_INT1_EDGE_DETECT2_RESERVED			0x04
> +#define PALMAS_INT2_STATUS					0x05
> +#define PALMAS_INT2_MASK					0x06
> +#define PALMAS_INT2_LINE_STATE					0x07
> +#define PALMAS_INT2_EDGE_DETECT1_RESERVED			0x08
> +#define PALMAS_INT2_EDGE_DETECT2_RESERVED			0x09
> +#define PALMAS_INT3_STATUS					0x0A
> +#define PALMAS_INT3_MASK					0x0B
> +#define PALMAS_INT3_LINE_STATE					0x0C
> +#define PALMAS_INT3_EDGE_DETECT1_RESERVED			0x0D
> +#define PALMAS_INT3_EDGE_DETECT2_RESERVED			0x0E
> +#define PALMAS_INT4_STATUS					0x0F
>  #define PALMAS_INT4_MASK					0x10
>  #define PALMAS_INT4_LINE_STATE					0x11
>  #define PALMAS_INT4_EDGE_DETECT1				0x12
> @@ -1966,276 +1966,276 @@ enum usb_irq_events {
>  
>  /* Bit definitions for INT1_STATUS */
>  #define PALMAS_INT1_STATUS_VBAT_MON				0x80
> -#define PALMAS_INT1_STATUS_VBAT_MON_SHIFT			7
> +#define PALMAS_INT1_STATUS_VBAT_MON_SHIFT			0x07
>  #define PALMAS_INT1_STATUS_VSYS_MON				0x40
> -#define PALMAS_INT1_STATUS_VSYS_MON_SHIFT			6
> +#define PALMAS_INT1_STATUS_VSYS_MON_SHIFT			0x06
>  #define PALMAS_INT1_STATUS_HOTDIE				0x20
> -#define PALMAS_INT1_STATUS_HOTDIE_SHIFT				5
> +#define PALMAS_INT1_STATUS_HOTDIE_SHIFT				0x05
>  #define PALMAS_INT1_STATUS_PWRDOWN				0x10
> -#define PALMAS_INT1_STATUS_PWRDOWN_SHIFT			4
> +#define PALMAS_INT1_STATUS_PWRDOWN_SHIFT			0x04
>  #define PALMAS_INT1_STATUS_RPWRON				0x08
> -#define PALMAS_INT1_STATUS_RPWRON_SHIFT				3
> +#define PALMAS_INT1_STATUS_RPWRON_SHIFT				0x03
>  #define PALMAS_INT1_STATUS_LONG_PRESS_KEY			0x04
> -#define PALMAS_INT1_STATUS_LONG_PRESS_KEY_SHIFT			2
> +#define PALMAS_INT1_STATUS_LONG_PRESS_KEY_SHIFT			0x02
>  #define PALMAS_INT1_STATUS_PWRON				0x02
> -#define PALMAS_INT1_STATUS_PWRON_SHIFT				1
> +#define PALMAS_INT1_STATUS_PWRON_SHIFT				0x01
>  #define PALMAS_INT1_STATUS_CHARG_DET_N_VBUS_OVV			0x01
> -#define PALMAS_INT1_STATUS_CHARG_DET_N_VBUS_OVV_SHIFT		0
> +#define PALMAS_INT1_STATUS_CHARG_DET_N_VBUS_OVV_SHIFT		0x00
>  
>  /* Bit definitions for INT1_MASK */
>  #define PALMAS_INT1_MASK_VBAT_MON				0x80
> -#define PALMAS_INT1_MASK_VBAT_MON_SHIFT				7
> +#define PALMAS_INT1_MASK_VBAT_MON_SHIFT				0x07
>  #define PALMAS_INT1_MASK_VSYS_MON				0x40
> -#define PALMAS_INT1_MASK_VSYS_MON_SHIFT				6
> +#define PALMAS_INT1_MASK_VSYS_MON_SHIFT				0x06
>  #define PALMAS_INT1_MASK_HOTDIE					0x20
> -#define PALMAS_INT1_MASK_HOTDIE_SHIFT				5
> +#define PALMAS_INT1_MASK_HOTDIE_SHIFT				0x05
>  #define PALMAS_INT1_MASK_PWRDOWN				0x10
> -#define PALMAS_INT1_MASK_PWRDOWN_SHIFT				4
> +#define PALMAS_INT1_MASK_PWRDOWN_SHIFT				0x04
>  #define PALMAS_INT1_MASK_RPWRON					0x08
> -#define PALMAS_INT1_MASK_RPWRON_SHIFT				3
> +#define PALMAS_INT1_MASK_RPWRON_SHIFT				0x03
>  #define PALMAS_INT1_MASK_LONG_PRESS_KEY				0x04
> -#define PALMAS_INT1_MASK_LONG_PRESS_KEY_SHIFT			2
> +#define PALMAS_INT1_MASK_LONG_PRESS_KEY_SHIFT			0x02
>  #define PALMAS_INT1_MASK_PWRON					0x02
> -#define PALMAS_INT1_MASK_PWRON_SHIFT				1
> +#define PALMAS_INT1_MASK_PWRON_SHIFT				0x01
>  #define PALMAS_INT1_MASK_CHARG_DET_N_VBUS_OVV			0x01
> -#define PALMAS_INT1_MASK_CHARG_DET_N_VBUS_OVV_SHIFT		0
> +#define PALMAS_INT1_MASK_CHARG_DET_N_VBUS_OVV_SHIFT		0x00
>  
>  /* Bit definitions for INT1_LINE_STATE */
>  #define PALMAS_INT1_LINE_STATE_VBAT_MON				0x80
> -#define PALMAS_INT1_LINE_STATE_VBAT_MON_SHIFT			7
> +#define PALMAS_INT1_LINE_STATE_VBAT_MON_SHIFT			0x07
>  #define PALMAS_INT1_LINE_STATE_VSYS_MON				0x40
> -#define PALMAS_INT1_LINE_STATE_VSYS_MON_SHIFT			6
> +#define PALMAS_INT1_LINE_STATE_VSYS_MON_SHIFT			0x06
>  #define PALMAS_INT1_LINE_STATE_HOTDIE				0x20
> -#define PALMAS_INT1_LINE_STATE_HOTDIE_SHIFT			5
> +#define PALMAS_INT1_LINE_STATE_HOTDIE_SHIFT			0x05
>  #define PALMAS_INT1_LINE_STATE_PWRDOWN				0x10
> -#define PALMAS_INT1_LINE_STATE_PWRDOWN_SHIFT			4
> +#define PALMAS_INT1_LINE_STATE_PWRDOWN_SHIFT			0x04
>  #define PALMAS_INT1_LINE_STATE_RPWRON				0x08
> -#define PALMAS_INT1_LINE_STATE_RPWRON_SHIFT			3
> +#define PALMAS_INT1_LINE_STATE_RPWRON_SHIFT			0x03
>  #define PALMAS_INT1_LINE_STATE_LONG_PRESS_KEY			0x04
> -#define PALMAS_INT1_LINE_STATE_LONG_PRESS_KEY_SHIFT		2
> +#define PALMAS_INT1_LINE_STATE_LONG_PRESS_KEY_SHIFT		0x02
>  #define PALMAS_INT1_LINE_STATE_PWRON				0x02
> -#define PALMAS_INT1_LINE_STATE_PWRON_SHIFT			1
> +#define PALMAS_INT1_LINE_STATE_PWRON_SHIFT			0x01
>  #define PALMAS_INT1_LINE_STATE_CHARG_DET_N_VBUS_OVV		0x01
> -#define PALMAS_INT1_LINE_STATE_CHARG_DET_N_VBUS_OVV_SHIFT	0
> +#define PALMAS_INT1_LINE_STATE_CHARG_DET_N_VBUS_OVV_SHIFT	0x00
>  
>  /* Bit definitions for INT2_STATUS */
>  #define PALMAS_INT2_STATUS_VAC_ACOK				0x80
> -#define PALMAS_INT2_STATUS_VAC_ACOK_SHIFT			7
> +#define PALMAS_INT2_STATUS_VAC_ACOK_SHIFT			0x07
>  #define PALMAS_INT2_STATUS_SHORT				0x40
> -#define PALMAS_INT2_STATUS_SHORT_SHIFT				6
> +#define PALMAS_INT2_STATUS_SHORT_SHIFT				0x06
>  #define PALMAS_INT2_STATUS_FBI_BB				0x20
> -#define PALMAS_INT2_STATUS_FBI_BB_SHIFT				5
> +#define PALMAS_INT2_STATUS_FBI_BB_SHIFT				0x05
>  #define PALMAS_INT2_STATUS_RESET_IN				0x10
> -#define PALMAS_INT2_STATUS_RESET_IN_SHIFT			4
> +#define PALMAS_INT2_STATUS_RESET_IN_SHIFT			0x04
>  #define PALMAS_INT2_STATUS_BATREMOVAL				0x08
> -#define PALMAS_INT2_STATUS_BATREMOVAL_SHIFT			3
> +#define PALMAS_INT2_STATUS_BATREMOVAL_SHIFT			0x03
>  #define PALMAS_INT2_STATUS_WDT					0x04
> -#define PALMAS_INT2_STATUS_WDT_SHIFT				2
> +#define PALMAS_INT2_STATUS_WDT_SHIFT				0x02
>  #define PALMAS_INT2_STATUS_RTC_TIMER				0x02
> -#define PALMAS_INT2_STATUS_RTC_TIMER_SHIFT			1
> +#define PALMAS_INT2_STATUS_RTC_TIMER_SHIFT			0x01
>  #define PALMAS_INT2_STATUS_RTC_ALARM				0x01
> -#define PALMAS_INT2_STATUS_RTC_ALARM_SHIFT			0
> +#define PALMAS_INT2_STATUS_RTC_ALARM_SHIFT			0x00
>  
>  /* Bit definitions for INT2_MASK */
>  #define PALMAS_INT2_MASK_VAC_ACOK				0x80
> -#define PALMAS_INT2_MASK_VAC_ACOK_SHIFT				7
> +#define PALMAS_INT2_MASK_VAC_ACOK_SHIFT				0x07
>  #define PALMAS_INT2_MASK_SHORT					0x40
> -#define PALMAS_INT2_MASK_SHORT_SHIFT				6
> +#define PALMAS_INT2_MASK_SHORT_SHIFT				0x06
>  #define PALMAS_INT2_MASK_FBI_BB					0x20
> -#define PALMAS_INT2_MASK_FBI_BB_SHIFT				5
> +#define PALMAS_INT2_MASK_FBI_BB_SHIFT				0x05
>  #define PALMAS_INT2_MASK_RESET_IN				0x10
> -#define PALMAS_INT2_MASK_RESET_IN_SHIFT				4
> +#define PALMAS_INT2_MASK_RESET_IN_SHIFT				0x04
>  #define PALMAS_INT2_MASK_BATREMOVAL				0x08
> -#define PALMAS_INT2_MASK_BATREMOVAL_SHIFT			3
> +#define PALMAS_INT2_MASK_BATREMOVAL_SHIFT			0x03
>  #define PALMAS_INT2_MASK_WDT					0x04
> -#define PALMAS_INT2_MASK_WDT_SHIFT				2
> +#define PALMAS_INT2_MASK_WDT_SHIFT				0x02
>  #define PALMAS_INT2_MASK_RTC_TIMER				0x02
> -#define PALMAS_INT2_MASK_RTC_TIMER_SHIFT			1
> +#define PALMAS_INT2_MASK_RTC_TIMER_SHIFT			0x01
>  #define PALMAS_INT2_MASK_RTC_ALARM				0x01
> -#define PALMAS_INT2_MASK_RTC_ALARM_SHIFT			0
> +#define PALMAS_INT2_MASK_RTC_ALARM_SHIFT			0x00
>  
>  /* Bit definitions for INT2_LINE_STATE */
>  #define PALMAS_INT2_LINE_STATE_VAC_ACOK				0x80
> -#define PALMAS_INT2_LINE_STATE_VAC_ACOK_SHIFT			7
> +#define PALMAS_INT2_LINE_STATE_VAC_ACOK_SHIFT			0x07
>  #define PALMAS_INT2_LINE_STATE_SHORT				0x40
> -#define PALMAS_INT2_LINE_STATE_SHORT_SHIFT			6
> +#define PALMAS_INT2_LINE_STATE_SHORT_SHIFT			0x06
>  #define PALMAS_INT2_LINE_STATE_FBI_BB				0x20
> -#define PALMAS_INT2_LINE_STATE_FBI_BB_SHIFT			5
> +#define PALMAS_INT2_LINE_STATE_FBI_BB_SHIFT			0x05
>  #define PALMAS_INT2_LINE_STATE_RESET_IN				0x10
> -#define PALMAS_INT2_LINE_STATE_RESET_IN_SHIFT			4
> +#define PALMAS_INT2_LINE_STATE_RESET_IN_SHIFT			0x04
>  #define PALMAS_INT2_LINE_STATE_BATREMOVAL			0x08
> -#define PALMAS_INT2_LINE_STATE_BATREMOVAL_SHIFT			3
> +#define PALMAS_INT2_LINE_STATE_BATREMOVAL_SHIFT			0x03
>  #define PALMAS_INT2_LINE_STATE_WDT				0x04
> -#define PALMAS_INT2_LINE_STATE_WDT_SHIFT			2
> +#define PALMAS_INT2_LINE_STATE_WDT_SHIFT			0x02
>  #define PALMAS_INT2_LINE_STATE_RTC_TIMER			0x02
> -#define PALMAS_INT2_LINE_STATE_RTC_TIMER_SHIFT			1
> +#define PALMAS_INT2_LINE_STATE_RTC_TIMER_SHIFT			0x01
>  #define PALMAS_INT2_LINE_STATE_RTC_ALARM			0x01
> -#define PALMAS_INT2_LINE_STATE_RTC_ALARM_SHIFT			0
> +#define PALMAS_INT2_LINE_STATE_RTC_ALARM_SHIFT			0x00
>  
>  /* Bit definitions for INT3_STATUS */
>  #define PALMAS_INT3_STATUS_VBUS					0x80
> -#define PALMAS_INT3_STATUS_VBUS_SHIFT				7
> +#define PALMAS_INT3_STATUS_VBUS_SHIFT				0x07
>  #define PALMAS_INT3_STATUS_VBUS_OTG				0x40
> -#define PALMAS_INT3_STATUS_VBUS_OTG_SHIFT			6
> +#define PALMAS_INT3_STATUS_VBUS_OTG_SHIFT			0x06
>  #define PALMAS_INT3_STATUS_ID					0x20
> -#define PALMAS_INT3_STATUS_ID_SHIFT				5
> +#define PALMAS_INT3_STATUS_ID_SHIFT				0x05
>  #define PALMAS_INT3_STATUS_ID_OTG				0x10
> -#define PALMAS_INT3_STATUS_ID_OTG_SHIFT				4
> +#define PALMAS_INT3_STATUS_ID_OTG_SHIFT				0x04
>  #define PALMAS_INT3_STATUS_GPADC_EOC_RT				0x08
> -#define PALMAS_INT3_STATUS_GPADC_EOC_RT_SHIFT			3
> +#define PALMAS_INT3_STATUS_GPADC_EOC_RT_SHIFT			0x03
>  #define PALMAS_INT3_STATUS_GPADC_EOC_SW				0x04
> -#define PALMAS_INT3_STATUS_GPADC_EOC_SW_SHIFT			2
> +#define PALMAS_INT3_STATUS_GPADC_EOC_SW_SHIFT			0x02
>  #define PALMAS_INT3_STATUS_GPADC_AUTO_1				0x02
> -#define PALMAS_INT3_STATUS_GPADC_AUTO_1_SHIFT			1
> +#define PALMAS_INT3_STATUS_GPADC_AUTO_1_SHIFT			0x01
>  #define PALMAS_INT3_STATUS_GPADC_AUTO_0				0x01
> -#define PALMAS_INT3_STATUS_GPADC_AUTO_0_SHIFT			0
> +#define PALMAS_INT3_STATUS_GPADC_AUTO_0_SHIFT			0x00
>  
>  /* Bit definitions for INT3_MASK */
>  #define PALMAS_INT3_MASK_VBUS					0x80
> -#define PALMAS_INT3_MASK_VBUS_SHIFT				7
> +#define PALMAS_INT3_MASK_VBUS_SHIFT				0x07
>  #define PALMAS_INT3_MASK_VBUS_OTG				0x40
> -#define PALMAS_INT3_MASK_VBUS_OTG_SHIFT				6
> +#define PALMAS_INT3_MASK_VBUS_OTG_SHIFT				0x06
>  #define PALMAS_INT3_MASK_ID					0x20
> -#define PALMAS_INT3_MASK_ID_SHIFT				5
> +#define PALMAS_INT3_MASK_ID_SHIFT				0x05
>  #define PALMAS_INT3_MASK_ID_OTG					0x10
> -#define PALMAS_INT3_MASK_ID_OTG_SHIFT				4
> +#define PALMAS_INT3_MASK_ID_OTG_SHIFT				0x04
>  #define PALMAS_INT3_MASK_GPADC_EOC_RT				0x08
> -#define PALMAS_INT3_MASK_GPADC_EOC_RT_SHIFT			3
> +#define PALMAS_INT3_MASK_GPADC_EOC_RT_SHIFT			0x03
>  #define PALMAS_INT3_MASK_GPADC_EOC_SW				0x04
> -#define PALMAS_INT3_MASK_GPADC_EOC_SW_SHIFT			2
> +#define PALMAS_INT3_MASK_GPADC_EOC_SW_SHIFT			0x02
>  #define PALMAS_INT3_MASK_GPADC_AUTO_1				0x02
> -#define PALMAS_INT3_MASK_GPADC_AUTO_1_SHIFT			1
> +#define PALMAS_INT3_MASK_GPADC_AUTO_1_SHIFT			0x01
>  #define PALMAS_INT3_MASK_GPADC_AUTO_0				0x01
> -#define PALMAS_INT3_MASK_GPADC_AUTO_0_SHIFT			0
> +#define PALMAS_INT3_MASK_GPADC_AUTO_0_SHIFT			0x00
>  
>  /* Bit definitions for INT3_LINE_STATE */
>  #define PALMAS_INT3_LINE_STATE_VBUS				0x80
> -#define PALMAS_INT3_LINE_STATE_VBUS_SHIFT			7
> +#define PALMAS_INT3_LINE_STATE_VBUS_SHIFT			0x07
>  #define PALMAS_INT3_LINE_STATE_VBUS_OTG				0x40
> -#define PALMAS_INT3_LINE_STATE_VBUS_OTG_SHIFT			6
> +#define PALMAS_INT3_LINE_STATE_VBUS_OTG_SHIFT			0x06
>  #define PALMAS_INT3_LINE_STATE_ID				0x20
> -#define PALMAS_INT3_LINE_STATE_ID_SHIFT				5
> +#define PALMAS_INT3_LINE_STATE_ID_SHIFT				0x05
>  #define PALMAS_INT3_LINE_STATE_ID_OTG				0x10
> -#define PALMAS_INT3_LINE_STATE_ID_OTG_SHIFT			4
> +#define PALMAS_INT3_LINE_STATE_ID_OTG_SHIFT			0x04
>  #define PALMAS_INT3_LINE_STATE_GPADC_EOC_RT			0x08
> -#define PALMAS_INT3_LINE_STATE_GPADC_EOC_RT_SHIFT		3
> +#define PALMAS_INT3_LINE_STATE_GPADC_EOC_RT_SHIFT		0x03
>  #define PALMAS_INT3_LINE_STATE_GPADC_EOC_SW			0x04
> -#define PALMAS_INT3_LINE_STATE_GPADC_EOC_SW_SHIFT		2
> +#define PALMAS_INT3_LINE_STATE_GPADC_EOC_SW_SHIFT		0x02
>  #define PALMAS_INT3_LINE_STATE_GPADC_AUTO_1			0x02
> -#define PALMAS_INT3_LINE_STATE_GPADC_AUTO_1_SHIFT		1
> +#define PALMAS_INT3_LINE_STATE_GPADC_AUTO_1_SHIFT		0x01
>  #define PALMAS_INT3_LINE_STATE_GPADC_AUTO_0			0x01
> -#define PALMAS_INT3_LINE_STATE_GPADC_AUTO_0_SHIFT		0
> +#define PALMAS_INT3_LINE_STATE_GPADC_AUTO_0_SHIFT		0x00
>  
>  /* Bit definitions for INT4_STATUS */
>  #define PALMAS_INT4_STATUS_GPIO_7				0x80
> -#define PALMAS_INT4_STATUS_GPIO_7_SHIFT				7
> +#define PALMAS_INT4_STATUS_GPIO_7_SHIFT				0x07
>  #define PALMAS_INT4_STATUS_GPIO_6				0x40
> -#define PALMAS_INT4_STATUS_GPIO_6_SHIFT				6
> +#define PALMAS_INT4_STATUS_GPIO_6_SHIFT				0x06
>  #define PALMAS_INT4_STATUS_GPIO_5				0x20
> -#define PALMAS_INT4_STATUS_GPIO_5_SHIFT				5
> +#define PALMAS_INT4_STATUS_GPIO_5_SHIFT				0x05
>  #define PALMAS_INT4_STATUS_GPIO_4				0x10
> -#define PALMAS_INT4_STATUS_GPIO_4_SHIFT				4
> +#define PALMAS_INT4_STATUS_GPIO_4_SHIFT				0x04
>  #define PALMAS_INT4_STATUS_GPIO_3				0x08
> -#define PALMAS_INT4_STATUS_GPIO_3_SHIFT				3
> +#define PALMAS_INT4_STATUS_GPIO_3_SHIFT				0x03
>  #define PALMAS_INT4_STATUS_GPIO_2				0x04
> -#define PALMAS_INT4_STATUS_GPIO_2_SHIFT				2
> +#define PALMAS_INT4_STATUS_GPIO_2_SHIFT				0x02
>  #define PALMAS_INT4_STATUS_GPIO_1				0x02
> -#define PALMAS_INT4_STATUS_GPIO_1_SHIFT				1
> +#define PALMAS_INT4_STATUS_GPIO_1_SHIFT				0x01
>  #define PALMAS_INT4_STATUS_GPIO_0				0x01
> -#define PALMAS_INT4_STATUS_GPIO_0_SHIFT				0
> +#define PALMAS_INT4_STATUS_GPIO_0_SHIFT				0x00
>  
>  /* Bit definitions for INT4_MASK */
>  #define PALMAS_INT4_MASK_GPIO_7					0x80
> -#define PALMAS_INT4_MASK_GPIO_7_SHIFT				7
> +#define PALMAS_INT4_MASK_GPIO_7_SHIFT				0x07
>  #define PALMAS_INT4_MASK_GPIO_6					0x40
> -#define PALMAS_INT4_MASK_GPIO_6_SHIFT				6
> +#define PALMAS_INT4_MASK_GPIO_6_SHIFT				0x06
>  #define PALMAS_INT4_MASK_GPIO_5					0x20
> -#define PALMAS_INT4_MASK_GPIO_5_SHIFT				5
> +#define PALMAS_INT4_MASK_GPIO_5_SHIFT				0x05
>  #define PALMAS_INT4_MASK_GPIO_4					0x10
> -#define PALMAS_INT4_MASK_GPIO_4_SHIFT				4
> +#define PALMAS_INT4_MASK_GPIO_4_SHIFT				0x04
>  #define PALMAS_INT4_MASK_GPIO_3					0x08
> -#define PALMAS_INT4_MASK_GPIO_3_SHIFT				3
> +#define PALMAS_INT4_MASK_GPIO_3_SHIFT				0x03
>  #define PALMAS_INT4_MASK_GPIO_2					0x04
> -#define PALMAS_INT4_MASK_GPIO_2_SHIFT				2
> +#define PALMAS_INT4_MASK_GPIO_2_SHIFT				0x02
>  #define PALMAS_INT4_MASK_GPIO_1					0x02
> -#define PALMAS_INT4_MASK_GPIO_1_SHIFT				1
> +#define PALMAS_INT4_MASK_GPIO_1_SHIFT				0x01
>  #define PALMAS_INT4_MASK_GPIO_0					0x01
> -#define PALMAS_INT4_MASK_GPIO_0_SHIFT				0
> +#define PALMAS_INT4_MASK_GPIO_0_SHIFT				0x00
>  
>  /* Bit definitions for INT4_LINE_STATE */
>  #define PALMAS_INT4_LINE_STATE_GPIO_7				0x80
> -#define PALMAS_INT4_LINE_STATE_GPIO_7_SHIFT			7
> +#define PALMAS_INT4_LINE_STATE_GPIO_7_SHIFT			0x07
>  #define PALMAS_INT4_LINE_STATE_GPIO_6				0x40
> -#define PALMAS_INT4_LINE_STATE_GPIO_6_SHIFT			6
> +#define PALMAS_INT4_LINE_STATE_GPIO_6_SHIFT			0x06
>  #define PALMAS_INT4_LINE_STATE_GPIO_5				0x20
> -#define PALMAS_INT4_LINE_STATE_GPIO_5_SHIFT			5
> +#define PALMAS_INT4_LINE_STATE_GPIO_5_SHIFT			0x05
>  #define PALMAS_INT4_LINE_STATE_GPIO_4				0x10
> -#define PALMAS_INT4_LINE_STATE_GPIO_4_SHIFT			4
> +#define PALMAS_INT4_LINE_STATE_GPIO_4_SHIFT			0x04
>  #define PALMAS_INT4_LINE_STATE_GPIO_3				0x08
> -#define PALMAS_INT4_LINE_STATE_GPIO_3_SHIFT			3
> +#define PALMAS_INT4_LINE_STATE_GPIO_3_SHIFT			0x03
>  #define PALMAS_INT4_LINE_STATE_GPIO_2				0x04
> -#define PALMAS_INT4_LINE_STATE_GPIO_2_SHIFT			2
> +#define PALMAS_INT4_LINE_STATE_GPIO_2_SHIFT			0x02
>  #define PALMAS_INT4_LINE_STATE_GPIO_1				0x02
> -#define PALMAS_INT4_LINE_STATE_GPIO_1_SHIFT			1
> +#define PALMAS_INT4_LINE_STATE_GPIO_1_SHIFT			0x01
>  #define PALMAS_INT4_LINE_STATE_GPIO_0				0x01
> -#define PALMAS_INT4_LINE_STATE_GPIO_0_SHIFT			0
> +#define PALMAS_INT4_LINE_STATE_GPIO_0_SHIFT			0x00
>  
>  /* Bit definitions for INT4_EDGE_DETECT1 */
>  #define PALMAS_INT4_EDGE_DETECT1_GPIO_3_RISING			0x80
> -#define PALMAS_INT4_EDGE_DETECT1_GPIO_3_RISING_SHIFT		7
> +#define PALMAS_INT4_EDGE_DETECT1_GPIO_3_RISING_SHIFT		0x07
>  #define PALMAS_INT4_EDGE_DETECT1_GPIO_3_FALLING			0x40
> -#define PALMAS_INT4_EDGE_DETECT1_GPIO_3_FALLING_SHIFT		6
> +#define PALMAS_INT4_EDGE_DETECT1_GPIO_3_FALLING_SHIFT		0x06
>  #define PALMAS_INT4_EDGE_DETECT1_GPIO_2_RISING			0x20
> -#define PALMAS_INT4_EDGE_DETECT1_GPIO_2_RISING_SHIFT		5
> +#define PALMAS_INT4_EDGE_DETECT1_GPIO_2_RISING_SHIFT		0x05
>  #define PALMAS_INT4_EDGE_DETECT1_GPIO_2_FALLING			0x10
> -#define PALMAS_INT4_EDGE_DETECT1_GPIO_2_FALLING_SHIFT		4
> +#define PALMAS_INT4_EDGE_DETECT1_GPIO_2_FALLING_SHIFT		0x04
>  #define PALMAS_INT4_EDGE_DETECT1_GPIO_1_RISING			0x08
> -#define PALMAS_INT4_EDGE_DETECT1_GPIO_1_RISING_SHIFT		3
> +#define PALMAS_INT4_EDGE_DETECT1_GPIO_1_RISING_SHIFT		0x03
>  #define PALMAS_INT4_EDGE_DETECT1_GPIO_1_FALLING			0x04
> -#define PALMAS_INT4_EDGE_DETECT1_GPIO_1_FALLING_SHIFT		2
> +#define PALMAS_INT4_EDGE_DETECT1_GPIO_1_FALLING_SHIFT		0x02
>  #define PALMAS_INT4_EDGE_DETECT1_GPIO_0_RISING			0x02
> -#define PALMAS_INT4_EDGE_DETECT1_GPIO_0_RISING_SHIFT		1
> +#define PALMAS_INT4_EDGE_DETECT1_GPIO_0_RISING_SHIFT		0x01
>  #define PALMAS_INT4_EDGE_DETECT1_GPIO_0_FALLING			0x01
> -#define PALMAS_INT4_EDGE_DETECT1_GPIO_0_FALLING_SHIFT		0
> +#define PALMAS_INT4_EDGE_DETECT1_GPIO_0_FALLING_SHIFT		0x00
>  
>  /* Bit definitions for INT4_EDGE_DETECT2 */
>  #define PALMAS_INT4_EDGE_DETECT2_GPIO_7_RISING			0x80
> -#define PALMAS_INT4_EDGE_DETECT2_GPIO_7_RISING_SHIFT		7
> +#define PALMAS_INT4_EDGE_DETECT2_GPIO_7_RISING_SHIFT		0x07
>  #define PALMAS_INT4_EDGE_DETECT2_GPIO_7_FALLING			0x40
> -#define PALMAS_INT4_EDGE_DETECT2_GPIO_7_FALLING_SHIFT		6
> +#define PALMAS_INT4_EDGE_DETECT2_GPIO_7_FALLING_SHIFT		0x06
>  #define PALMAS_INT4_EDGE_DETECT2_GPIO_6_RISING			0x20
> -#define PALMAS_INT4_EDGE_DETECT2_GPIO_6_RISING_SHIFT		5
> +#define PALMAS_INT4_EDGE_DETECT2_GPIO_6_RISING_SHIFT		0x05
>  #define PALMAS_INT4_EDGE_DETECT2_GPIO_6_FALLING			0x10
> -#define PALMAS_INT4_EDGE_DETECT2_GPIO_6_FALLING_SHIFT		4
> +#define PALMAS_INT4_EDGE_DETECT2_GPIO_6_FALLING_SHIFT		0x04
>  #define PALMAS_INT4_EDGE_DETECT2_GPIO_5_RISING			0x08
> -#define PALMAS_INT4_EDGE_DETECT2_GPIO_5_RISING_SHIFT		3
> +#define PALMAS_INT4_EDGE_DETECT2_GPIO_5_RISING_SHIFT		0x03
>  #define PALMAS_INT4_EDGE_DETECT2_GPIO_5_FALLING			0x04
> -#define PALMAS_INT4_EDGE_DETECT2_GPIO_5_FALLING_SHIFT		2
> +#define PALMAS_INT4_EDGE_DETECT2_GPIO_5_FALLING_SHIFT		0x02
>  #define PALMAS_INT4_EDGE_DETECT2_GPIO_4_RISING			0x02
> -#define PALMAS_INT4_EDGE_DETECT2_GPIO_4_RISING_SHIFT		1
> +#define PALMAS_INT4_EDGE_DETECT2_GPIO_4_RISING_SHIFT		0x01
>  #define PALMAS_INT4_EDGE_DETECT2_GPIO_4_FALLING			0x01
> -#define PALMAS_INT4_EDGE_DETECT2_GPIO_4_FALLING_SHIFT		0
> +#define PALMAS_INT4_EDGE_DETECT2_GPIO_4_FALLING_SHIFT		0x00
>  
>  /* Bit definitions for INT_CTRL */
>  #define PALMAS_INT_CTRL_INT_PENDING				0x04
> -#define PALMAS_INT_CTRL_INT_PENDING_SHIFT			2
> +#define PALMAS_INT_CTRL_INT_PENDING_SHIFT			0x02
>  #define PALMAS_INT_CTRL_INT_CLEAR				0x01
> -#define PALMAS_INT_CTRL_INT_CLEAR_SHIFT				0
> +#define PALMAS_INT_CTRL_INT_CLEAR_SHIFT				0x00
>  
>  /* Registers for function USB_OTG */
> -#define PALMAS_USB_WAKEUP					0x3
> -#define PALMAS_USB_VBUS_CTRL_SET				0x4
> -#define PALMAS_USB_VBUS_CTRL_CLR				0x5
> -#define PALMAS_USB_ID_CTRL_SET					0x6
> -#define PALMAS_USB_ID_CTRL_CLEAR				0x7
> -#define PALMAS_USB_VBUS_INT_SRC					0x8
> -#define PALMAS_USB_VBUS_INT_LATCH_SET				0x9
> -#define PALMAS_USB_VBUS_INT_LATCH_CLR				0xA
> -#define PALMAS_USB_VBUS_INT_EN_LO_SET				0xB
> -#define PALMAS_USB_VBUS_INT_EN_LO_CLR				0xC
> -#define PALMAS_USB_VBUS_INT_EN_HI_SET				0xD
> -#define PALMAS_USB_VBUS_INT_EN_HI_CLR				0xE
> -#define PALMAS_USB_ID_INT_SRC					0xF
> +#define PALMAS_USB_WAKEUP					0x03
> +#define PALMAS_USB_VBUS_CTRL_SET				0x04
> +#define PALMAS_USB_VBUS_CTRL_CLR				0x05
> +#define PALMAS_USB_ID_CTRL_SET					0x06
> +#define PALMAS_USB_ID_CTRL_CLEAR				0x07
> +#define PALMAS_USB_VBUS_INT_SRC					0x08
> +#define PALMAS_USB_VBUS_INT_LATCH_SET				0x09
> +#define PALMAS_USB_VBUS_INT_LATCH_CLR				0x0A
> +#define PALMAS_USB_VBUS_INT_EN_LO_SET				0x0B
> +#define PALMAS_USB_VBUS_INT_EN_LO_CLR				0x0C
> +#define PALMAS_USB_VBUS_INT_EN_HI_SET				0x0D
> +#define PALMAS_USB_VBUS_INT_EN_HI_CLR				0x0E
> +#define PALMAS_USB_ID_INT_SRC					0x0F
>  #define PALMAS_USB_ID_INT_LATCH_SET				0x10
>  #define PALMAS_USB_ID_INT_LATCH_CLR				0x11
>  #define PALMAS_USB_ID_INT_EN_LO_SET				0x12
> @@ -2250,306 +2250,306 @@ enum usb_irq_events {
>  
>  /* Bit definitions for USB_WAKEUP */
>  #define PALMAS_USB_WAKEUP_ID_WK_UP_COMP				0x01
> -#define PALMAS_USB_WAKEUP_ID_WK_UP_COMP_SHIFT			0
> +#define PALMAS_USB_WAKEUP_ID_WK_UP_COMP_SHIFT			0x00
>  
>  /* Bit definitions for USB_VBUS_CTRL_SET */
>  #define PALMAS_USB_VBUS_CTRL_SET_VBUS_CHRG_VSYS			0x80
> -#define PALMAS_USB_VBUS_CTRL_SET_VBUS_CHRG_VSYS_SHIFT		7
> +#define PALMAS_USB_VBUS_CTRL_SET_VBUS_CHRG_VSYS_SHIFT		0x07
>  #define PALMAS_USB_VBUS_CTRL_SET_VBUS_DISCHRG			0x20
> -#define PALMAS_USB_VBUS_CTRL_SET_VBUS_DISCHRG_SHIFT		5
> +#define PALMAS_USB_VBUS_CTRL_SET_VBUS_DISCHRG_SHIFT		0x05
>  #define PALMAS_USB_VBUS_CTRL_SET_VBUS_IADP_SRC			0x10
> -#define PALMAS_USB_VBUS_CTRL_SET_VBUS_IADP_SRC_SHIFT		4
> +#define PALMAS_USB_VBUS_CTRL_SET_VBUS_IADP_SRC_SHIFT		0x04
>  #define PALMAS_USB_VBUS_CTRL_SET_VBUS_IADP_SINK			0x08
> -#define PALMAS_USB_VBUS_CTRL_SET_VBUS_IADP_SINK_SHIFT		3
> +#define PALMAS_USB_VBUS_CTRL_SET_VBUS_IADP_SINK_SHIFT		0x03
>  #define PALMAS_USB_VBUS_CTRL_SET_VBUS_ACT_COMP			0x04
> -#define PALMAS_USB_VBUS_CTRL_SET_VBUS_ACT_COMP_SHIFT		2
> +#define PALMAS_USB_VBUS_CTRL_SET_VBUS_ACT_COMP_SHIFT		0x02
>  
>  /* Bit definitions for USB_VBUS_CTRL_CLR */
>  #define PALMAS_USB_VBUS_CTRL_CLR_VBUS_CHRG_VSYS			0x80
> -#define PALMAS_USB_VBUS_CTRL_CLR_VBUS_CHRG_VSYS_SHIFT		7
> +#define PALMAS_USB_VBUS_CTRL_CLR_VBUS_CHRG_VSYS_SHIFT		0x07
>  #define PALMAS_USB_VBUS_CTRL_CLR_VBUS_DISCHRG			0x20
> -#define PALMAS_USB_VBUS_CTRL_CLR_VBUS_DISCHRG_SHIFT		5
> +#define PALMAS_USB_VBUS_CTRL_CLR_VBUS_DISCHRG_SHIFT		0x05
>  #define PALMAS_USB_VBUS_CTRL_CLR_VBUS_IADP_SRC			0x10
> -#define PALMAS_USB_VBUS_CTRL_CLR_VBUS_IADP_SRC_SHIFT		4
> +#define PALMAS_USB_VBUS_CTRL_CLR_VBUS_IADP_SRC_SHIFT		0x04
>  #define PALMAS_USB_VBUS_CTRL_CLR_VBUS_IADP_SINK			0x08
> -#define PALMAS_USB_VBUS_CTRL_CLR_VBUS_IADP_SINK_SHIFT		3
> +#define PALMAS_USB_VBUS_CTRL_CLR_VBUS_IADP_SINK_SHIFT		0x03
>  #define PALMAS_USB_VBUS_CTRL_CLR_VBUS_ACT_COMP			0x04
> -#define PALMAS_USB_VBUS_CTRL_CLR_VBUS_ACT_COMP_SHIFT		2
> +#define PALMAS_USB_VBUS_CTRL_CLR_VBUS_ACT_COMP_SHIFT		0x02
>  
>  /* Bit definitions for USB_ID_CTRL_SET */
>  #define PALMAS_USB_ID_CTRL_SET_ID_PU_220K			0x80
> -#define PALMAS_USB_ID_CTRL_SET_ID_PU_220K_SHIFT			7
> +#define PALMAS_USB_ID_CTRL_SET_ID_PU_220K_SHIFT			0x07
>  #define PALMAS_USB_ID_CTRL_SET_ID_PU_100K			0x40
> -#define PALMAS_USB_ID_CTRL_SET_ID_PU_100K_SHIFT			6
> +#define PALMAS_USB_ID_CTRL_SET_ID_PU_100K_SHIFT			0x06
>  #define PALMAS_USB_ID_CTRL_SET_ID_GND_DRV			0x20
> -#define PALMAS_USB_ID_CTRL_SET_ID_GND_DRV_SHIFT			5
> +#define PALMAS_USB_ID_CTRL_SET_ID_GND_DRV_SHIFT			0x05
>  #define PALMAS_USB_ID_CTRL_SET_ID_SRC_16U			0x10
> -#define PALMAS_USB_ID_CTRL_SET_ID_SRC_16U_SHIFT			4
> +#define PALMAS_USB_ID_CTRL_SET_ID_SRC_16U_SHIFT			0x04
>  #define PALMAS_USB_ID_CTRL_SET_ID_SRC_5U			0x08
> -#define PALMAS_USB_ID_CTRL_SET_ID_SRC_5U_SHIFT			3
> +#define PALMAS_USB_ID_CTRL_SET_ID_SRC_5U_SHIFT			0x03
>  #define PALMAS_USB_ID_CTRL_SET_ID_ACT_COMP			0x04
> -#define PALMAS_USB_ID_CTRL_SET_ID_ACT_COMP_SHIFT		2
> +#define PALMAS_USB_ID_CTRL_SET_ID_ACT_COMP_SHIFT		0x02
>  
>  /* Bit definitions for USB_ID_CTRL_CLEAR */
>  #define PALMAS_USB_ID_CTRL_CLEAR_ID_PU_220K			0x80
> -#define PALMAS_USB_ID_CTRL_CLEAR_ID_PU_220K_SHIFT		7
> +#define PALMAS_USB_ID_CTRL_CLEAR_ID_PU_220K_SHIFT		0x07
>  #define PALMAS_USB_ID_CTRL_CLEAR_ID_PU_100K			0x40
> -#define PALMAS_USB_ID_CTRL_CLEAR_ID_PU_100K_SHIFT		6
> +#define PALMAS_USB_ID_CTRL_CLEAR_ID_PU_100K_SHIFT		0x06
>  #define PALMAS_USB_ID_CTRL_CLEAR_ID_GND_DRV			0x20
> -#define PALMAS_USB_ID_CTRL_CLEAR_ID_GND_DRV_SHIFT		5
> +#define PALMAS_USB_ID_CTRL_CLEAR_ID_GND_DRV_SHIFT		0x05
>  #define PALMAS_USB_ID_CTRL_CLEAR_ID_SRC_16U			0x10
> -#define PALMAS_USB_ID_CTRL_CLEAR_ID_SRC_16U_SHIFT		4
> +#define PALMAS_USB_ID_CTRL_CLEAR_ID_SRC_16U_SHIFT		0x04
>  #define PALMAS_USB_ID_CTRL_CLEAR_ID_SRC_5U			0x08
> -#define PALMAS_USB_ID_CTRL_CLEAR_ID_SRC_5U_SHIFT		3
> +#define PALMAS_USB_ID_CTRL_CLEAR_ID_SRC_5U_SHIFT		0x03
>  #define PALMAS_USB_ID_CTRL_CLEAR_ID_ACT_COMP			0x04
> -#define PALMAS_USB_ID_CTRL_CLEAR_ID_ACT_COMP_SHIFT		2
> +#define PALMAS_USB_ID_CTRL_CLEAR_ID_ACT_COMP_SHIFT		0x02
>  
>  /* Bit definitions for USB_VBUS_INT_SRC */
>  #define PALMAS_USB_VBUS_INT_SRC_VOTG_SESS_VLD			0x80
> -#define PALMAS_USB_VBUS_INT_SRC_VOTG_SESS_VLD_SHIFT		7
> +#define PALMAS_USB_VBUS_INT_SRC_VOTG_SESS_VLD_SHIFT		0x07
>  #define PALMAS_USB_VBUS_INT_SRC_VADP_PRB			0x40
> -#define PALMAS_USB_VBUS_INT_SRC_VADP_PRB_SHIFT			6
> +#define PALMAS_USB_VBUS_INT_SRC_VADP_PRB_SHIFT			0x06
>  #define PALMAS_USB_VBUS_INT_SRC_VADP_SNS			0x20
> -#define PALMAS_USB_VBUS_INT_SRC_VADP_SNS_SHIFT			5
> +#define PALMAS_USB_VBUS_INT_SRC_VADP_SNS_SHIFT			0x05
>  #define PALMAS_USB_VBUS_INT_SRC_VA_VBUS_VLD			0x08
> -#define PALMAS_USB_VBUS_INT_SRC_VA_VBUS_VLD_SHIFT		3
> +#define PALMAS_USB_VBUS_INT_SRC_VA_VBUS_VLD_SHIFT		0x03
>  #define PALMAS_USB_VBUS_INT_SRC_VA_SESS_VLD			0x04
> -#define PALMAS_USB_VBUS_INT_SRC_VA_SESS_VLD_SHIFT		2
> +#define PALMAS_USB_VBUS_INT_SRC_VA_SESS_VLD_SHIFT		0x02
>  #define PALMAS_USB_VBUS_INT_SRC_VB_SESS_VLD			0x02
> -#define PALMAS_USB_VBUS_INT_SRC_VB_SESS_VLD_SHIFT		1
> +#define PALMAS_USB_VBUS_INT_SRC_VB_SESS_VLD_SHIFT		0x01
>  #define PALMAS_USB_VBUS_INT_SRC_VB_SESS_END			0x01
> -#define PALMAS_USB_VBUS_INT_SRC_VB_SESS_END_SHIFT		0
> +#define PALMAS_USB_VBUS_INT_SRC_VB_SESS_END_SHIFT		0x00
>  
>  /* Bit definitions for USB_VBUS_INT_LATCH_SET */
>  #define PALMAS_USB_VBUS_INT_LATCH_SET_VOTG_SESS_VLD		0x80
> -#define PALMAS_USB_VBUS_INT_LATCH_SET_VOTG_SESS_VLD_SHIFT	7
> +#define PALMAS_USB_VBUS_INT_LATCH_SET_VOTG_SESS_VLD_SHIFT	0x07
>  #define PALMAS_USB_VBUS_INT_LATCH_SET_VADP_PRB			0x40
> -#define PALMAS_USB_VBUS_INT_LATCH_SET_VADP_PRB_SHIFT		6
> +#define PALMAS_USB_VBUS_INT_LATCH_SET_VADP_PRB_SHIFT		0x06
>  #define PALMAS_USB_VBUS_INT_LATCH_SET_VADP_SNS			0x20
> -#define PALMAS_USB_VBUS_INT_LATCH_SET_VADP_SNS_SHIFT		5
> +#define PALMAS_USB_VBUS_INT_LATCH_SET_VADP_SNS_SHIFT		0x05
>  #define PALMAS_USB_VBUS_INT_LATCH_SET_ADP			0x10
> -#define PALMAS_USB_VBUS_INT_LATCH_SET_ADP_SHIFT			4
> +#define PALMAS_USB_VBUS_INT_LATCH_SET_ADP_SHIFT			0x04
>  #define PALMAS_USB_VBUS_INT_LATCH_SET_VA_VBUS_VLD		0x08
> -#define PALMAS_USB_VBUS_INT_LATCH_SET_VA_VBUS_VLD_SHIFT		3
> +#define PALMAS_USB_VBUS_INT_LATCH_SET_VA_VBUS_VLD_SHIFT		0x03
>  #define PALMAS_USB_VBUS_INT_LATCH_SET_VA_SESS_VLD		0x04
> -#define PALMAS_USB_VBUS_INT_LATCH_SET_VA_SESS_VLD_SHIFT		2
> +#define PALMAS_USB_VBUS_INT_LATCH_SET_VA_SESS_VLD_SHIFT		0x02
>  #define PALMAS_USB_VBUS_INT_LATCH_SET_VB_SESS_VLD		0x02
> -#define PALMAS_USB_VBUS_INT_LATCH_SET_VB_SESS_VLD_SHIFT		1
> +#define PALMAS_USB_VBUS_INT_LATCH_SET_VB_SESS_VLD_SHIFT		0x01
>  #define PALMAS_USB_VBUS_INT_LATCH_SET_VB_SESS_END		0x01
> -#define PALMAS_USB_VBUS_INT_LATCH_SET_VB_SESS_END_SHIFT		0
> +#define PALMAS_USB_VBUS_INT_LATCH_SET_VB_SESS_END_SHIFT		0x00
>  
>  /* Bit definitions for USB_VBUS_INT_LATCH_CLR */
>  #define PALMAS_USB_VBUS_INT_LATCH_CLR_VOTG_SESS_VLD		0x80
> -#define PALMAS_USB_VBUS_INT_LATCH_CLR_VOTG_SESS_VLD_SHIFT	7
> +#define PALMAS_USB_VBUS_INT_LATCH_CLR_VOTG_SESS_VLD_SHIFT	0x07
>  #define PALMAS_USB_VBUS_INT_LATCH_CLR_VADP_PRB			0x40
> -#define PALMAS_USB_VBUS_INT_LATCH_CLR_VADP_PRB_SHIFT		6
> +#define PALMAS_USB_VBUS_INT_LATCH_CLR_VADP_PRB_SHIFT		0x06
>  #define PALMAS_USB_VBUS_INT_LATCH_CLR_VADP_SNS			0x20
> -#define PALMAS_USB_VBUS_INT_LATCH_CLR_VADP_SNS_SHIFT		5
> +#define PALMAS_USB_VBUS_INT_LATCH_CLR_VADP_SNS_SHIFT		0x05
>  #define PALMAS_USB_VBUS_INT_LATCH_CLR_ADP			0x10
> -#define PALMAS_USB_VBUS_INT_LATCH_CLR_ADP_SHIFT			4
> +#define PALMAS_USB_VBUS_INT_LATCH_CLR_ADP_SHIFT			0x04
>  #define PALMAS_USB_VBUS_INT_LATCH_CLR_VA_VBUS_VLD		0x08
> -#define PALMAS_USB_VBUS_INT_LATCH_CLR_VA_VBUS_VLD_SHIFT		3
> +#define PALMAS_USB_VBUS_INT_LATCH_CLR_VA_VBUS_VLD_SHIFT		0x03
>  #define PALMAS_USB_VBUS_INT_LATCH_CLR_VA_SESS_VLD		0x04
> -#define PALMAS_USB_VBUS_INT_LATCH_CLR_VA_SESS_VLD_SHIFT		2
> +#define PALMAS_USB_VBUS_INT_LATCH_CLR_VA_SESS_VLD_SHIFT		0x02
>  #define PALMAS_USB_VBUS_INT_LATCH_CLR_VB_SESS_VLD		0x02
> -#define PALMAS_USB_VBUS_INT_LATCH_CLR_VB_SESS_VLD_SHIFT		1
> +#define PALMAS_USB_VBUS_INT_LATCH_CLR_VB_SESS_VLD_SHIFT		0x01
>  #define PALMAS_USB_VBUS_INT_LATCH_CLR_VB_SESS_END		0x01
> -#define PALMAS_USB_VBUS_INT_LATCH_CLR_VB_SESS_END_SHIFT		0
> +#define PALMAS_USB_VBUS_INT_LATCH_CLR_VB_SESS_END_SHIFT		0x00
>  
>  /* Bit definitions for USB_VBUS_INT_EN_LO_SET */
>  #define PALMAS_USB_VBUS_INT_EN_LO_SET_VOTG_SESS_VLD		0x80
> -#define PALMAS_USB_VBUS_INT_EN_LO_SET_VOTG_SESS_VLD_SHIFT	7
> +#define PALMAS_USB_VBUS_INT_EN_LO_SET_VOTG_SESS_VLD_SHIFT	0x07
>  #define PALMAS_USB_VBUS_INT_EN_LO_SET_VADP_PRB			0x40
> -#define PALMAS_USB_VBUS_INT_EN_LO_SET_VADP_PRB_SHIFT		6
> +#define PALMAS_USB_VBUS_INT_EN_LO_SET_VADP_PRB_SHIFT		0x06
>  #define PALMAS_USB_VBUS_INT_EN_LO_SET_VADP_SNS			0x20
> -#define PALMAS_USB_VBUS_INT_EN_LO_SET_VADP_SNS_SHIFT		5
> +#define PALMAS_USB_VBUS_INT_EN_LO_SET_VADP_SNS_SHIFT		0x05
>  #define PALMAS_USB_VBUS_INT_EN_LO_SET_VA_VBUS_VLD		0x08
> -#define PALMAS_USB_VBUS_INT_EN_LO_SET_VA_VBUS_VLD_SHIFT		3
> +#define PALMAS_USB_VBUS_INT_EN_LO_SET_VA_VBUS_VLD_SHIFT		0x03
>  #define PALMAS_USB_VBUS_INT_EN_LO_SET_VA_SESS_VLD		0x04
> -#define PALMAS_USB_VBUS_INT_EN_LO_SET_VA_SESS_VLD_SHIFT		2
> +#define PALMAS_USB_VBUS_INT_EN_LO_SET_VA_SESS_VLD_SHIFT		0x02
>  #define PALMAS_USB_VBUS_INT_EN_LO_SET_VB_SESS_VLD		0x02
> -#define PALMAS_USB_VBUS_INT_EN_LO_SET_VB_SESS_VLD_SHIFT		1
> +#define PALMAS_USB_VBUS_INT_EN_LO_SET_VB_SESS_VLD_SHIFT		0x01
>  #define PALMAS_USB_VBUS_INT_EN_LO_SET_VB_SESS_END		0x01
> -#define PALMAS_USB_VBUS_INT_EN_LO_SET_VB_SESS_END_SHIFT		0
> +#define PALMAS_USB_VBUS_INT_EN_LO_SET_VB_SESS_END_SHIFT		0x00
>  
>  /* Bit definitions for USB_VBUS_INT_EN_LO_CLR */
>  #define PALMAS_USB_VBUS_INT_EN_LO_CLR_VOTG_SESS_VLD		0x80
> -#define PALMAS_USB_VBUS_INT_EN_LO_CLR_VOTG_SESS_VLD_SHIFT	7
> +#define PALMAS_USB_VBUS_INT_EN_LO_CLR_VOTG_SESS_VLD_SHIFT	0x07
>  #define PALMAS_USB_VBUS_INT_EN_LO_CLR_VADP_PRB			0x40
> -#define PALMAS_USB_VBUS_INT_EN_LO_CLR_VADP_PRB_SHIFT		6
> +#define PALMAS_USB_VBUS_INT_EN_LO_CLR_VADP_PRB_SHIFT		0x06
>  #define PALMAS_USB_VBUS_INT_EN_LO_CLR_VADP_SNS			0x20
> -#define PALMAS_USB_VBUS_INT_EN_LO_CLR_VADP_SNS_SHIFT		5
> +#define PALMAS_USB_VBUS_INT_EN_LO_CLR_VADP_SNS_SHIFT		0x05
>  #define PALMAS_USB_VBUS_INT_EN_LO_CLR_VA_VBUS_VLD		0x08
> -#define PALMAS_USB_VBUS_INT_EN_LO_CLR_VA_VBUS_VLD_SHIFT		3
> +#define PALMAS_USB_VBUS_INT_EN_LO_CLR_VA_VBUS_VLD_SHIFT		0x03
>  #define PALMAS_USB_VBUS_INT_EN_LO_CLR_VA_SESS_VLD		0x04
> -#define PALMAS_USB_VBUS_INT_EN_LO_CLR_VA_SESS_VLD_SHIFT		2
> +#define PALMAS_USB_VBUS_INT_EN_LO_CLR_VA_SESS_VLD_SHIFT		0x02
>  #define PALMAS_USB_VBUS_INT_EN_LO_CLR_VB_SESS_VLD		0x02
> -#define PALMAS_USB_VBUS_INT_EN_LO_CLR_VB_SESS_VLD_SHIFT		1
> +#define PALMAS_USB_VBUS_INT_EN_LO_CLR_VB_SESS_VLD_SHIFT		0x01
>  #define PALMAS_USB_VBUS_INT_EN_LO_CLR_VB_SESS_END		0x01
> -#define PALMAS_USB_VBUS_INT_EN_LO_CLR_VB_SESS_END_SHIFT		0
> +#define PALMAS_USB_VBUS_INT_EN_LO_CLR_VB_SESS_END_SHIFT		0x00
>  
>  /* Bit definitions for USB_VBUS_INT_EN_HI_SET */
>  #define PALMAS_USB_VBUS_INT_EN_HI_SET_VOTG_SESS_VLD		0x80
> -#define PALMAS_USB_VBUS_INT_EN_HI_SET_VOTG_SESS_VLD_SHIFT	7
> +#define PALMAS_USB_VBUS_INT_EN_HI_SET_VOTG_SESS_VLD_SHIFT	0x07
>  #define PALMAS_USB_VBUS_INT_EN_HI_SET_VADP_PRB			0x40
> -#define PALMAS_USB_VBUS_INT_EN_HI_SET_VADP_PRB_SHIFT		6
> +#define PALMAS_USB_VBUS_INT_EN_HI_SET_VADP_PRB_SHIFT		0x06
>  #define PALMAS_USB_VBUS_INT_EN_HI_SET_VADP_SNS			0x20
> -#define PALMAS_USB_VBUS_INT_EN_HI_SET_VADP_SNS_SHIFT		5
> +#define PALMAS_USB_VBUS_INT_EN_HI_SET_VADP_SNS_SHIFT		0x05
>  #define PALMAS_USB_VBUS_INT_EN_HI_SET_ADP			0x10
> -#define PALMAS_USB_VBUS_INT_EN_HI_SET_ADP_SHIFT			4
> +#define PALMAS_USB_VBUS_INT_EN_HI_SET_ADP_SHIFT			0x04
>  #define PALMAS_USB_VBUS_INT_EN_HI_SET_VA_VBUS_VLD		0x08
> -#define PALMAS_USB_VBUS_INT_EN_HI_SET_VA_VBUS_VLD_SHIFT		3
> +#define PALMAS_USB_VBUS_INT_EN_HI_SET_VA_VBUS_VLD_SHIFT		0x03
>  #define PALMAS_USB_VBUS_INT_EN_HI_SET_VA_SESS_VLD		0x04
> -#define PALMAS_USB_VBUS_INT_EN_HI_SET_VA_SESS_VLD_SHIFT		2
> +#define PALMAS_USB_VBUS_INT_EN_HI_SET_VA_SESS_VLD_SHIFT		0x02
>  #define PALMAS_USB_VBUS_INT_EN_HI_SET_VB_SESS_VLD		0x02
> -#define PALMAS_USB_VBUS_INT_EN_HI_SET_VB_SESS_VLD_SHIFT		1
> +#define PALMAS_USB_VBUS_INT_EN_HI_SET_VB_SESS_VLD_SHIFT		0x01
>  #define PALMAS_USB_VBUS_INT_EN_HI_SET_VB_SESS_END		0x01
> -#define PALMAS_USB_VBUS_INT_EN_HI_SET_VB_SESS_END_SHIFT		0
> +#define PALMAS_USB_VBUS_INT_EN_HI_SET_VB_SESS_END_SHIFT		0x00
>  
>  /* Bit definitions for USB_VBUS_INT_EN_HI_CLR */
>  #define PALMAS_USB_VBUS_INT_EN_HI_CLR_VOTG_SESS_VLD		0x80
> -#define PALMAS_USB_VBUS_INT_EN_HI_CLR_VOTG_SESS_VLD_SHIFT	7
> +#define PALMAS_USB_VBUS_INT_EN_HI_CLR_VOTG_SESS_VLD_SHIFT	0x07
>  #define PALMAS_USB_VBUS_INT_EN_HI_CLR_VADP_PRB			0x40
> -#define PALMAS_USB_VBUS_INT_EN_HI_CLR_VADP_PRB_SHIFT		6
> +#define PALMAS_USB_VBUS_INT_EN_HI_CLR_VADP_PRB_SHIFT		0x06
>  #define PALMAS_USB_VBUS_INT_EN_HI_CLR_VADP_SNS			0x20
> -#define PALMAS_USB_VBUS_INT_EN_HI_CLR_VADP_SNS_SHIFT		5
> +#define PALMAS_USB_VBUS_INT_EN_HI_CLR_VADP_SNS_SHIFT		0x05
>  #define PALMAS_USB_VBUS_INT_EN_HI_CLR_ADP			0x10
> -#define PALMAS_USB_VBUS_INT_EN_HI_CLR_ADP_SHIFT			4
> +#define PALMAS_USB_VBUS_INT_EN_HI_CLR_ADP_SHIFT			0x04
>  #define PALMAS_USB_VBUS_INT_EN_HI_CLR_VA_VBUS_VLD		0x08
> -#define PALMAS_USB_VBUS_INT_EN_HI_CLR_VA_VBUS_VLD_SHIFT		3
> +#define PALMAS_USB_VBUS_INT_EN_HI_CLR_VA_VBUS_VLD_SHIFT		0x03
>  #define PALMAS_USB_VBUS_INT_EN_HI_CLR_VA_SESS_VLD		0x04
> -#define PALMAS_USB_VBUS_INT_EN_HI_CLR_VA_SESS_VLD_SHIFT		2
> +#define PALMAS_USB_VBUS_INT_EN_HI_CLR_VA_SESS_VLD_SHIFT		0x02
>  #define PALMAS_USB_VBUS_INT_EN_HI_CLR_VB_SESS_VLD		0x02
> -#define PALMAS_USB_VBUS_INT_EN_HI_CLR_VB_SESS_VLD_SHIFT		1
> +#define PALMAS_USB_VBUS_INT_EN_HI_CLR_VB_SESS_VLD_SHIFT		0x01
>  #define PALMAS_USB_VBUS_INT_EN_HI_CLR_VB_SESS_END		0x01
> -#define PALMAS_USB_VBUS_INT_EN_HI_CLR_VB_SESS_END_SHIFT		0
> +#define PALMAS_USB_VBUS_INT_EN_HI_CLR_VB_SESS_END_SHIFT		0x00
>  
>  /* Bit definitions for USB_ID_INT_SRC */
>  #define PALMAS_USB_ID_INT_SRC_ID_FLOAT				0x10
> -#define PALMAS_USB_ID_INT_SRC_ID_FLOAT_SHIFT			4
> +#define PALMAS_USB_ID_INT_SRC_ID_FLOAT_SHIFT			0x04
>  #define PALMAS_USB_ID_INT_SRC_ID_A				0x08
> -#define PALMAS_USB_ID_INT_SRC_ID_A_SHIFT			3
> +#define PALMAS_USB_ID_INT_SRC_ID_A_SHIFT			0x03
>  #define PALMAS_USB_ID_INT_SRC_ID_B				0x04
> -#define PALMAS_USB_ID_INT_SRC_ID_B_SHIFT			2
> +#define PALMAS_USB_ID_INT_SRC_ID_B_SHIFT			0x02
>  #define PALMAS_USB_ID_INT_SRC_ID_C				0x02
> -#define PALMAS_USB_ID_INT_SRC_ID_C_SHIFT			1
> +#define PALMAS_USB_ID_INT_SRC_ID_C_SHIFT			0x01
>  #define PALMAS_USB_ID_INT_SRC_ID_GND				0x01
> -#define PALMAS_USB_ID_INT_SRC_ID_GND_SHIFT			0
> +#define PALMAS_USB_ID_INT_SRC_ID_GND_SHIFT			0x00
>  
>  /* Bit definitions for USB_ID_INT_LATCH_SET */
>  #define PALMAS_USB_ID_INT_LATCH_SET_ID_FLOAT			0x10
> -#define PALMAS_USB_ID_INT_LATCH_SET_ID_FLOAT_SHIFT		4
> +#define PALMAS_USB_ID_INT_LATCH_SET_ID_FLOAT_SHIFT		0x04
>  #define PALMAS_USB_ID_INT_LATCH_SET_ID_A			0x08
> -#define PALMAS_USB_ID_INT_LATCH_SET_ID_A_SHIFT			3
> +#define PALMAS_USB_ID_INT_LATCH_SET_ID_A_SHIFT			0x03
>  #define PALMAS_USB_ID_INT_LATCH_SET_ID_B			0x04
> -#define PALMAS_USB_ID_INT_LATCH_SET_ID_B_SHIFT			2
> +#define PALMAS_USB_ID_INT_LATCH_SET_ID_B_SHIFT			0x02
>  #define PALMAS_USB_ID_INT_LATCH_SET_ID_C			0x02
> -#define PALMAS_USB_ID_INT_LATCH_SET_ID_C_SHIFT			1
> +#define PALMAS_USB_ID_INT_LATCH_SET_ID_C_SHIFT			0x01
>  #define PALMAS_USB_ID_INT_LATCH_SET_ID_GND			0x01
> -#define PALMAS_USB_ID_INT_LATCH_SET_ID_GND_SHIFT		0
> +#define PALMAS_USB_ID_INT_LATCH_SET_ID_GND_SHIFT		0x00
>  
>  /* Bit definitions for USB_ID_INT_LATCH_CLR */
>  #define PALMAS_USB_ID_INT_LATCH_CLR_ID_FLOAT			0x10
> -#define PALMAS_USB_ID_INT_LATCH_CLR_ID_FLOAT_SHIFT		4
> +#define PALMAS_USB_ID_INT_LATCH_CLR_ID_FLOAT_SHIFT		0x04
>  #define PALMAS_USB_ID_INT_LATCH_CLR_ID_A			0x08
> -#define PALMAS_USB_ID_INT_LATCH_CLR_ID_A_SHIFT			3
> +#define PALMAS_USB_ID_INT_LATCH_CLR_ID_A_SHIFT			0x03
>  #define PALMAS_USB_ID_INT_LATCH_CLR_ID_B			0x04
> -#define PALMAS_USB_ID_INT_LATCH_CLR_ID_B_SHIFT			2
> +#define PALMAS_USB_ID_INT_LATCH_CLR_ID_B_SHIFT			0x02
>  #define PALMAS_USB_ID_INT_LATCH_CLR_ID_C			0x02
> -#define PALMAS_USB_ID_INT_LATCH_CLR_ID_C_SHIFT			1
> +#define PALMAS_USB_ID_INT_LATCH_CLR_ID_C_SHIFT			0x01
>  #define PALMAS_USB_ID_INT_LATCH_CLR_ID_GND			0x01
> -#define PALMAS_USB_ID_INT_LATCH_CLR_ID_GND_SHIFT		0
> +#define PALMAS_USB_ID_INT_LATCH_CLR_ID_GND_SHIFT		0x00
>  
>  /* Bit definitions for USB_ID_INT_EN_LO_SET */
>  #define PALMAS_USB_ID_INT_EN_LO_SET_ID_FLOAT			0x10
> -#define PALMAS_USB_ID_INT_EN_LO_SET_ID_FLOAT_SHIFT		4
> +#define PALMAS_USB_ID_INT_EN_LO_SET_ID_FLOAT_SHIFT		0x04
>  #define PALMAS_USB_ID_INT_EN_LO_SET_ID_A			0x08
> -#define PALMAS_USB_ID_INT_EN_LO_SET_ID_A_SHIFT			3
> +#define PALMAS_USB_ID_INT_EN_LO_SET_ID_A_SHIFT			0x03
>  #define PALMAS_USB_ID_INT_EN_LO_SET_ID_B			0x04
> -#define PALMAS_USB_ID_INT_EN_LO_SET_ID_B_SHIFT			2
> +#define PALMAS_USB_ID_INT_EN_LO_SET_ID_B_SHIFT			0x02
>  #define PALMAS_USB_ID_INT_EN_LO_SET_ID_C			0x02
> -#define PALMAS_USB_ID_INT_EN_LO_SET_ID_C_SHIFT			1
> +#define PALMAS_USB_ID_INT_EN_LO_SET_ID_C_SHIFT			0x01
>  #define PALMAS_USB_ID_INT_EN_LO_SET_ID_GND			0x01
> -#define PALMAS_USB_ID_INT_EN_LO_SET_ID_GND_SHIFT		0
> +#define PALMAS_USB_ID_INT_EN_LO_SET_ID_GND_SHIFT		0x00
>  
>  /* Bit definitions for USB_ID_INT_EN_LO_CLR */
>  #define PALMAS_USB_ID_INT_EN_LO_CLR_ID_FLOAT			0x10
> -#define PALMAS_USB_ID_INT_EN_LO_CLR_ID_FLOAT_SHIFT		4
> +#define PALMAS_USB_ID_INT_EN_LO_CLR_ID_FLOAT_SHIFT		0x04
>  #define PALMAS_USB_ID_INT_EN_LO_CLR_ID_A			0x08
> -#define PALMAS_USB_ID_INT_EN_LO_CLR_ID_A_SHIFT			3
> +#define PALMAS_USB_ID_INT_EN_LO_CLR_ID_A_SHIFT			0x03
>  #define PALMAS_USB_ID_INT_EN_LO_CLR_ID_B			0x04
> -#define PALMAS_USB_ID_INT_EN_LO_CLR_ID_B_SHIFT			2
> +#define PALMAS_USB_ID_INT_EN_LO_CLR_ID_B_SHIFT			0x02
>  #define PALMAS_USB_ID_INT_EN_LO_CLR_ID_C			0x02
> -#define PALMAS_USB_ID_INT_EN_LO_CLR_ID_C_SHIFT			1
> +#define PALMAS_USB_ID_INT_EN_LO_CLR_ID_C_SHIFT			0x01
>  #define PALMAS_USB_ID_INT_EN_LO_CLR_ID_GND			0x01
> -#define PALMAS_USB_ID_INT_EN_LO_CLR_ID_GND_SHIFT		0
> +#define PALMAS_USB_ID_INT_EN_LO_CLR_ID_GND_SHIFT		0x00
>  
>  /* Bit definitions for USB_ID_INT_EN_HI_SET */
>  #define PALMAS_USB_ID_INT_EN_HI_SET_ID_FLOAT			0x10
> -#define PALMAS_USB_ID_INT_EN_HI_SET_ID_FLOAT_SHIFT		4
> +#define PALMAS_USB_ID_INT_EN_HI_SET_ID_FLOAT_SHIFT		0x04
>  #define PALMAS_USB_ID_INT_EN_HI_SET_ID_A			0x08
> -#define PALMAS_USB_ID_INT_EN_HI_SET_ID_A_SHIFT			3
> +#define PALMAS_USB_ID_INT_EN_HI_SET_ID_A_SHIFT			0x03
>  #define PALMAS_USB_ID_INT_EN_HI_SET_ID_B			0x04
> -#define PALMAS_USB_ID_INT_EN_HI_SET_ID_B_SHIFT			2
> +#define PALMAS_USB_ID_INT_EN_HI_SET_ID_B_SHIFT			0x02
>  #define PALMAS_USB_ID_INT_EN_HI_SET_ID_C			0x02
> -#define PALMAS_USB_ID_INT_EN_HI_SET_ID_C_SHIFT			1
> +#define PALMAS_USB_ID_INT_EN_HI_SET_ID_C_SHIFT			0x01
>  #define PALMAS_USB_ID_INT_EN_HI_SET_ID_GND			0x01
> -#define PALMAS_USB_ID_INT_EN_HI_SET_ID_GND_SHIFT		0
> +#define PALMAS_USB_ID_INT_EN_HI_SET_ID_GND_SHIFT		0x00
>  
>  /* Bit definitions for USB_ID_INT_EN_HI_CLR */
>  #define PALMAS_USB_ID_INT_EN_HI_CLR_ID_FLOAT			0x10
> -#define PALMAS_USB_ID_INT_EN_HI_CLR_ID_FLOAT_SHIFT		4
> +#define PALMAS_USB_ID_INT_EN_HI_CLR_ID_FLOAT_SHIFT		0x04
>  #define PALMAS_USB_ID_INT_EN_HI_CLR_ID_A			0x08
> -#define PALMAS_USB_ID_INT_EN_HI_CLR_ID_A_SHIFT			3
> +#define PALMAS_USB_ID_INT_EN_HI_CLR_ID_A_SHIFT			0x03
>  #define PALMAS_USB_ID_INT_EN_HI_CLR_ID_B			0x04
> -#define PALMAS_USB_ID_INT_EN_HI_CLR_ID_B_SHIFT			2
> +#define PALMAS_USB_ID_INT_EN_HI_CLR_ID_B_SHIFT			0x02
>  #define PALMAS_USB_ID_INT_EN_HI_CLR_ID_C			0x02
> -#define PALMAS_USB_ID_INT_EN_HI_CLR_ID_C_SHIFT			1
> +#define PALMAS_USB_ID_INT_EN_HI_CLR_ID_C_SHIFT			0x01
>  #define PALMAS_USB_ID_INT_EN_HI_CLR_ID_GND			0x01
> -#define PALMAS_USB_ID_INT_EN_HI_CLR_ID_GND_SHIFT		0
> +#define PALMAS_USB_ID_INT_EN_HI_CLR_ID_GND_SHIFT		0x00
>  
>  /* Bit definitions for USB_OTG_ADP_CTRL */
>  #define PALMAS_USB_OTG_ADP_CTRL_ADP_EN				0x04
> -#define PALMAS_USB_OTG_ADP_CTRL_ADP_EN_SHIFT			2
> +#define PALMAS_USB_OTG_ADP_CTRL_ADP_EN_SHIFT			0x02
>  #define PALMAS_USB_OTG_ADP_CTRL_ADP_MODE_MASK			0x03
> -#define PALMAS_USB_OTG_ADP_CTRL_ADP_MODE_SHIFT			0
> +#define PALMAS_USB_OTG_ADP_CTRL_ADP_MODE_SHIFT			0x00
>  
>  /* Bit definitions for USB_OTG_ADP_HIGH */
> -#define PALMAS_USB_OTG_ADP_HIGH_T_ADP_HIGH_MASK			0xff
> -#define PALMAS_USB_OTG_ADP_HIGH_T_ADP_HIGH_SHIFT		0
> +#define PALMAS_USB_OTG_ADP_HIGH_T_ADP_HIGH_MASK			0xFF
> +#define PALMAS_USB_OTG_ADP_HIGH_T_ADP_HIGH_SHIFT		0x00
>  
>  /* Bit definitions for USB_OTG_ADP_LOW */
> -#define PALMAS_USB_OTG_ADP_LOW_T_ADP_LOW_MASK			0xff
> -#define PALMAS_USB_OTG_ADP_LOW_T_ADP_LOW_SHIFT			0
> +#define PALMAS_USB_OTG_ADP_LOW_T_ADP_LOW_MASK			0xFF
> +#define PALMAS_USB_OTG_ADP_LOW_T_ADP_LOW_SHIFT			0x00
>  
>  /* Bit definitions for USB_OTG_ADP_RISE */
> -#define PALMAS_USB_OTG_ADP_RISE_T_ADP_RISE_MASK			0xff
> -#define PALMAS_USB_OTG_ADP_RISE_T_ADP_RISE_SHIFT		0
> +#define PALMAS_USB_OTG_ADP_RISE_T_ADP_RISE_MASK			0xFF
> +#define PALMAS_USB_OTG_ADP_RISE_T_ADP_RISE_SHIFT		0x00
>  
>  /* Bit definitions for USB_OTG_REVISION */
>  #define PALMAS_USB_OTG_REVISION_OTG_REV				0x01
> -#define PALMAS_USB_OTG_REVISION_OTG_REV_SHIFT			0
> +#define PALMAS_USB_OTG_REVISION_OTG_REV_SHIFT			0x00
>  
>  /* Registers for function VIBRATOR */
> -#define PALMAS_VIBRA_CTRL					0x0
> +#define PALMAS_VIBRA_CTRL					0x00
>  
>  /* Bit definitions for VIBRA_CTRL */
>  #define PALMAS_VIBRA_CTRL_PWM_DUTY_SEL_MASK			0x06
> -#define PALMAS_VIBRA_CTRL_PWM_DUTY_SEL_SHIFT			1
> +#define PALMAS_VIBRA_CTRL_PWM_DUTY_SEL_SHIFT			0x01
>  #define PALMAS_VIBRA_CTRL_PWM_FREQ_SEL				0x01
> -#define PALMAS_VIBRA_CTRL_PWM_FREQ_SEL_SHIFT			0
> +#define PALMAS_VIBRA_CTRL_PWM_FREQ_SEL_SHIFT			0x00
>  
>  /* Registers for function GPIO */
> -#define PALMAS_GPIO_DATA_IN					0x0
> -#define PALMAS_GPIO_DATA_DIR					0x1
> -#define PALMAS_GPIO_DATA_OUT					0x2
> -#define PALMAS_GPIO_DEBOUNCE_EN					0x3
> -#define PALMAS_GPIO_CLEAR_DATA_OUT				0x4
> -#define PALMAS_GPIO_SET_DATA_OUT				0x5
> -#define PALMAS_PU_PD_GPIO_CTRL1					0x6
> -#define PALMAS_PU_PD_GPIO_CTRL2					0x7
> -#define PALMAS_OD_OUTPUT_GPIO_CTRL				0x8
> -#define PALMAS_GPIO_DATA_IN2					0x9
> +#define PALMAS_GPIO_DATA_IN					0x00
> +#define PALMAS_GPIO_DATA_DIR					0x01
> +#define PALMAS_GPIO_DATA_OUT					0x02
> +#define PALMAS_GPIO_DEBOUNCE_EN					0x03
> +#define PALMAS_GPIO_CLEAR_DATA_OUT				0x04
> +#define PALMAS_GPIO_SET_DATA_OUT				0x05
> +#define PALMAS_PU_PD_GPIO_CTRL1					0x06
> +#define PALMAS_PU_PD_GPIO_CTRL2					0x07
> +#define PALMAS_OD_OUTPUT_GPIO_CTRL				0x08
> +#define PALMAS_GPIO_DATA_IN2					0x09
>  #define PALMAS_GPIO_DATA_DIR2					0x0A
>  #define PALMAS_GPIO_DATA_OUT2					0x0B
>  #define PALMAS_GPIO_DEBOUNCE_EN2				0x0C
> @@ -2561,167 +2561,167 @@ enum usb_irq_events {
>  
>  /* Bit definitions for GPIO_DATA_IN */
>  #define PALMAS_GPIO_DATA_IN_GPIO_7_IN				0x80
> -#define PALMAS_GPIO_DATA_IN_GPIO_7_IN_SHIFT			7
> +#define PALMAS_GPIO_DATA_IN_GPIO_7_IN_SHIFT			0x07
>  #define PALMAS_GPIO_DATA_IN_GPIO_6_IN				0x40
> -#define PALMAS_GPIO_DATA_IN_GPIO_6_IN_SHIFT			6
> +#define PALMAS_GPIO_DATA_IN_GPIO_6_IN_SHIFT			0x06
>  #define PALMAS_GPIO_DATA_IN_GPIO_5_IN				0x20
> -#define PALMAS_GPIO_DATA_IN_GPIO_5_IN_SHIFT			5
> +#define PALMAS_GPIO_DATA_IN_GPIO_5_IN_SHIFT			0x05
>  #define PALMAS_GPIO_DATA_IN_GPIO_4_IN				0x10
> -#define PALMAS_GPIO_DATA_IN_GPIO_4_IN_SHIFT			4
> +#define PALMAS_GPIO_DATA_IN_GPIO_4_IN_SHIFT			0x04
>  #define PALMAS_GPIO_DATA_IN_GPIO_3_IN				0x08
> -#define PALMAS_GPIO_DATA_IN_GPIO_3_IN_SHIFT			3
> +#define PALMAS_GPIO_DATA_IN_GPIO_3_IN_SHIFT			0x03
>  #define PALMAS_GPIO_DATA_IN_GPIO_2_IN				0x04
> -#define PALMAS_GPIO_DATA_IN_GPIO_2_IN_SHIFT			2
> +#define PALMAS_GPIO_DATA_IN_GPIO_2_IN_SHIFT			0x02
>  #define PALMAS_GPIO_DATA_IN_GPIO_1_IN				0x02
> -#define PALMAS_GPIO_DATA_IN_GPIO_1_IN_SHIFT			1
> +#define PALMAS_GPIO_DATA_IN_GPIO_1_IN_SHIFT			0x01
>  #define PALMAS_GPIO_DATA_IN_GPIO_0_IN				0x01
> -#define PALMAS_GPIO_DATA_IN_GPIO_0_IN_SHIFT			0
> +#define PALMAS_GPIO_DATA_IN_GPIO_0_IN_SHIFT			0x00
>  
>  /* Bit definitions for GPIO_DATA_DIR */
>  #define PALMAS_GPIO_DATA_DIR_GPIO_7_DIR				0x80
> -#define PALMAS_GPIO_DATA_DIR_GPIO_7_DIR_SHIFT			7
> +#define PALMAS_GPIO_DATA_DIR_GPIO_7_DIR_SHIFT			0x07
>  #define PALMAS_GPIO_DATA_DIR_GPIO_6_DIR				0x40
> -#define PALMAS_GPIO_DATA_DIR_GPIO_6_DIR_SHIFT			6
> +#define PALMAS_GPIO_DATA_DIR_GPIO_6_DIR_SHIFT			0x06
>  #define PALMAS_GPIO_DATA_DIR_GPIO_5_DIR				0x20
> -#define PALMAS_GPIO_DATA_DIR_GPIO_5_DIR_SHIFT			5
> +#define PALMAS_GPIO_DATA_DIR_GPIO_5_DIR_SHIFT			0x05
>  #define PALMAS_GPIO_DATA_DIR_GPIO_4_DIR				0x10
> -#define PALMAS_GPIO_DATA_DIR_GPIO_4_DIR_SHIFT			4
> +#define PALMAS_GPIO_DATA_DIR_GPIO_4_DIR_SHIFT			0x04
>  #define PALMAS_GPIO_DATA_DIR_GPIO_3_DIR				0x08
> -#define PALMAS_GPIO_DATA_DIR_GPIO_3_DIR_SHIFT			3
> +#define PALMAS_GPIO_DATA_DIR_GPIO_3_DIR_SHIFT			0x03
>  #define PALMAS_GPIO_DATA_DIR_GPIO_2_DIR				0x04
> -#define PALMAS_GPIO_DATA_DIR_GPIO_2_DIR_SHIFT			2
> +#define PALMAS_GPIO_DATA_DIR_GPIO_2_DIR_SHIFT			0x02
>  #define PALMAS_GPIO_DATA_DIR_GPIO_1_DIR				0x02
> -#define PALMAS_GPIO_DATA_DIR_GPIO_1_DIR_SHIFT			1
> +#define PALMAS_GPIO_DATA_DIR_GPIO_1_DIR_SHIFT			0x01
>  #define PALMAS_GPIO_DATA_DIR_GPIO_0_DIR				0x01
> -#define PALMAS_GPIO_DATA_DIR_GPIO_0_DIR_SHIFT			0
> +#define PALMAS_GPIO_DATA_DIR_GPIO_0_DIR_SHIFT			0x00
>  
>  /* Bit definitions for GPIO_DATA_OUT */
>  #define PALMAS_GPIO_DATA_OUT_GPIO_7_OUT				0x80
> -#define PALMAS_GPIO_DATA_OUT_GPIO_7_OUT_SHIFT			7
> +#define PALMAS_GPIO_DATA_OUT_GPIO_7_OUT_SHIFT			0x07
>  #define PALMAS_GPIO_DATA_OUT_GPIO_6_OUT				0x40
> -#define PALMAS_GPIO_DATA_OUT_GPIO_6_OUT_SHIFT			6
> +#define PALMAS_GPIO_DATA_OUT_GPIO_6_OUT_SHIFT			0x06
>  #define PALMAS_GPIO_DATA_OUT_GPIO_5_OUT				0x20
> -#define PALMAS_GPIO_DATA_OUT_GPIO_5_OUT_SHIFT			5
> +#define PALMAS_GPIO_DATA_OUT_GPIO_5_OUT_SHIFT			0x05
>  #define PALMAS_GPIO_DATA_OUT_GPIO_4_OUT				0x10
> -#define PALMAS_GPIO_DATA_OUT_GPIO_4_OUT_SHIFT			4
> +#define PALMAS_GPIO_DATA_OUT_GPIO_4_OUT_SHIFT			0x04
>  #define PALMAS_GPIO_DATA_OUT_GPIO_3_OUT				0x08
> -#define PALMAS_GPIO_DATA_OUT_GPIO_3_OUT_SHIFT			3
> +#define PALMAS_GPIO_DATA_OUT_GPIO_3_OUT_SHIFT			0x03
>  #define PALMAS_GPIO_DATA_OUT_GPIO_2_OUT				0x04
> -#define PALMAS_GPIO_DATA_OUT_GPIO_2_OUT_SHIFT			2
> +#define PALMAS_GPIO_DATA_OUT_GPIO_2_OUT_SHIFT			0x02
>  #define PALMAS_GPIO_DATA_OUT_GPIO_1_OUT				0x02
> -#define PALMAS_GPIO_DATA_OUT_GPIO_1_OUT_SHIFT			1
> +#define PALMAS_GPIO_DATA_OUT_GPIO_1_OUT_SHIFT			0x01
>  #define PALMAS_GPIO_DATA_OUT_GPIO_0_OUT				0x01
> -#define PALMAS_GPIO_DATA_OUT_GPIO_0_OUT_SHIFT			0
> +#define PALMAS_GPIO_DATA_OUT_GPIO_0_OUT_SHIFT			0x00
>  
>  /* Bit definitions for GPIO_DEBOUNCE_EN */
>  #define PALMAS_GPIO_DEBOUNCE_EN_GPIO_7_DEBOUNCE_EN		0x80
> -#define PALMAS_GPIO_DEBOUNCE_EN_GPIO_7_DEBOUNCE_EN_SHIFT	7
> +#define PALMAS_GPIO_DEBOUNCE_EN_GPIO_7_DEBOUNCE_EN_SHIFT	0x07
>  #define PALMAS_GPIO_DEBOUNCE_EN_GPIO_6_DEBOUNCE_EN		0x40
> -#define PALMAS_GPIO_DEBOUNCE_EN_GPIO_6_DEBOUNCE_EN_SHIFT	6
> +#define PALMAS_GPIO_DEBOUNCE_EN_GPIO_6_DEBOUNCE_EN_SHIFT	0x06
>  #define PALMAS_GPIO_DEBOUNCE_EN_GPIO_5_DEBOUNCE_EN		0x20
> -#define PALMAS_GPIO_DEBOUNCE_EN_GPIO_5_DEBOUNCE_EN_SHIFT	5
> +#define PALMAS_GPIO_DEBOUNCE_EN_GPIO_5_DEBOUNCE_EN_SHIFT	0x05
>  #define PALMAS_GPIO_DEBOUNCE_EN_GPIO_4_DEBOUNCE_EN		0x10
> -#define PALMAS_GPIO_DEBOUNCE_EN_GPIO_4_DEBOUNCE_EN_SHIFT	4
> +#define PALMAS_GPIO_DEBOUNCE_EN_GPIO_4_DEBOUNCE_EN_SHIFT	0x04
>  #define PALMAS_GPIO_DEBOUNCE_EN_GPIO_3_DEBOUNCE_EN		0x08
> -#define PALMAS_GPIO_DEBOUNCE_EN_GPIO_3_DEBOUNCE_EN_SHIFT	3
> +#define PALMAS_GPIO_DEBOUNCE_EN_GPIO_3_DEBOUNCE_EN_SHIFT	0x03
>  #define PALMAS_GPIO_DEBOUNCE_EN_GPIO_2_DEBOUNCE_EN		0x04
> -#define PALMAS_GPIO_DEBOUNCE_EN_GPIO_2_DEBOUNCE_EN_SHIFT	2
> +#define PALMAS_GPIO_DEBOUNCE_EN_GPIO_2_DEBOUNCE_EN_SHIFT	0x02
>  #define PALMAS_GPIO_DEBOUNCE_EN_GPIO_1_DEBOUNCE_EN		0x02
> -#define PALMAS_GPIO_DEBOUNCE_EN_GPIO_1_DEBOUNCE_EN_SHIFT	1
> +#define PALMAS_GPIO_DEBOUNCE_EN_GPIO_1_DEBOUNCE_EN_SHIFT	0x01
>  #define PALMAS_GPIO_DEBOUNCE_EN_GPIO_0_DEBOUNCE_EN		0x01
> -#define PALMAS_GPIO_DEBOUNCE_EN_GPIO_0_DEBOUNCE_EN_SHIFT	0
> +#define PALMAS_GPIO_DEBOUNCE_EN_GPIO_0_DEBOUNCE_EN_SHIFT	0x00
>  
>  /* Bit definitions for GPIO_CLEAR_DATA_OUT */
>  #define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_7_CLEAR_DATA_OUT	0x80
> -#define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_7_CLEAR_DATA_OUT_SHIFT	7
> +#define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_7_CLEAR_DATA_OUT_SHIFT	0x07
>  #define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_6_CLEAR_DATA_OUT	0x40
> -#define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_6_CLEAR_DATA_OUT_SHIFT	6
> +#define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_6_CLEAR_DATA_OUT_SHIFT	0x06
>  #define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_5_CLEAR_DATA_OUT	0x20
> -#define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_5_CLEAR_DATA_OUT_SHIFT	5
> +#define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_5_CLEAR_DATA_OUT_SHIFT	0x05
>  #define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_4_CLEAR_DATA_OUT	0x10
> -#define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_4_CLEAR_DATA_OUT_SHIFT	4
> +#define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_4_CLEAR_DATA_OUT_SHIFT	0x04
>  #define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_3_CLEAR_DATA_OUT	0x08
> -#define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_3_CLEAR_DATA_OUT_SHIFT	3
> +#define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_3_CLEAR_DATA_OUT_SHIFT	0x03
>  #define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_2_CLEAR_DATA_OUT	0x04
> -#define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_2_CLEAR_DATA_OUT_SHIFT	2
> +#define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_2_CLEAR_DATA_OUT_SHIFT	0x02
>  #define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_1_CLEAR_DATA_OUT	0x02
> -#define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_1_CLEAR_DATA_OUT_SHIFT	1
> +#define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_1_CLEAR_DATA_OUT_SHIFT	0x01
>  #define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_0_CLEAR_DATA_OUT	0x01
> -#define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_0_CLEAR_DATA_OUT_SHIFT	0
> +#define PALMAS_GPIO_CLEAR_DATA_OUT_GPIO_0_CLEAR_DATA_OUT_SHIFT	0x00
>  
>  /* Bit definitions for GPIO_SET_DATA_OUT */
>  #define PALMAS_GPIO_SET_DATA_OUT_GPIO_7_SET_DATA_OUT		0x80
> -#define PALMAS_GPIO_SET_DATA_OUT_GPIO_7_SET_DATA_OUT_SHIFT	7
> +#define PALMAS_GPIO_SET_DATA_OUT_GPIO_7_SET_DATA_OUT_SHIFT	0x07
>  #define PALMAS_GPIO_SET_DATA_OUT_GPIO_6_SET_DATA_OUT		0x40
> -#define PALMAS_GPIO_SET_DATA_OUT_GPIO_6_SET_DATA_OUT_SHIFT	6
> +#define PALMAS_GPIO_SET_DATA_OUT_GPIO_6_SET_DATA_OUT_SHIFT	0x06
>  #define PALMAS_GPIO_SET_DATA_OUT_GPIO_5_SET_DATA_OUT		0x20
> -#define PALMAS_GPIO_SET_DATA_OUT_GPIO_5_SET_DATA_OUT_SHIFT	5
> +#define PALMAS_GPIO_SET_DATA_OUT_GPIO_5_SET_DATA_OUT_SHIFT	0x05
>  #define PALMAS_GPIO_SET_DATA_OUT_GPIO_4_SET_DATA_OUT		0x10
> -#define PALMAS_GPIO_SET_DATA_OUT_GPIO_4_SET_DATA_OUT_SHIFT	4
> +#define PALMAS_GPIO_SET_DATA_OUT_GPIO_4_SET_DATA_OUT_SHIFT	0x04
>  #define PALMAS_GPIO_SET_DATA_OUT_GPIO_3_SET_DATA_OUT		0x08
> -#define PALMAS_GPIO_SET_DATA_OUT_GPIO_3_SET_DATA_OUT_SHIFT	3
> +#define PALMAS_GPIO_SET_DATA_OUT_GPIO_3_SET_DATA_OUT_SHIFT	0x03
>  #define PALMAS_GPIO_SET_DATA_OUT_GPIO_2_SET_DATA_OUT		0x04
> -#define PALMAS_GPIO_SET_DATA_OUT_GPIO_2_SET_DATA_OUT_SHIFT	2
> +#define PALMAS_GPIO_SET_DATA_OUT_GPIO_2_SET_DATA_OUT_SHIFT	0x02
>  #define PALMAS_GPIO_SET_DATA_OUT_GPIO_1_SET_DATA_OUT		0x02
> -#define PALMAS_GPIO_SET_DATA_OUT_GPIO_1_SET_DATA_OUT_SHIFT	1
> +#define PALMAS_GPIO_SET_DATA_OUT_GPIO_1_SET_DATA_OUT_SHIFT	0x01
>  #define PALMAS_GPIO_SET_DATA_OUT_GPIO_0_SET_DATA_OUT		0x01
> -#define PALMAS_GPIO_SET_DATA_OUT_GPIO_0_SET_DATA_OUT_SHIFT	0
> +#define PALMAS_GPIO_SET_DATA_OUT_GPIO_0_SET_DATA_OUT_SHIFT	0x00
>  
>  /* Bit definitions for PU_PD_GPIO_CTRL1 */
>  #define PALMAS_PU_PD_GPIO_CTRL1_GPIO_3_PD			0x40
> -#define PALMAS_PU_PD_GPIO_CTRL1_GPIO_3_PD_SHIFT			6
> +#define PALMAS_PU_PD_GPIO_CTRL1_GPIO_3_PD_SHIFT			0x06
>  #define PALMAS_PU_PD_GPIO_CTRL1_GPIO_2_PU			0x20
> -#define PALMAS_PU_PD_GPIO_CTRL1_GPIO_2_PU_SHIFT			5
> +#define PALMAS_PU_PD_GPIO_CTRL1_GPIO_2_PU_SHIFT			0x05
>  #define PALMAS_PU_PD_GPIO_CTRL1_GPIO_2_PD			0x10
> -#define PALMAS_PU_PD_GPIO_CTRL1_GPIO_2_PD_SHIFT			4
> +#define PALMAS_PU_PD_GPIO_CTRL1_GPIO_2_PD_SHIFT			0x04
>  #define PALMAS_PU_PD_GPIO_CTRL1_GPIO_1_PU			0x08
> -#define PALMAS_PU_PD_GPIO_CTRL1_GPIO_1_PU_SHIFT			3
> +#define PALMAS_PU_PD_GPIO_CTRL1_GPIO_1_PU_SHIFT			0x03
>  #define PALMAS_PU_PD_GPIO_CTRL1_GPIO_1_PD			0x04
> -#define PALMAS_PU_PD_GPIO_CTRL1_GPIO_1_PD_SHIFT			2
> +#define PALMAS_PU_PD_GPIO_CTRL1_GPIO_1_PD_SHIFT			0x02
>  #define PALMAS_PU_PD_GPIO_CTRL1_GPIO_0_PD			0x01
> -#define PALMAS_PU_PD_GPIO_CTRL1_GPIO_0_PD_SHIFT			0
> +#define PALMAS_PU_PD_GPIO_CTRL1_GPIO_0_PD_SHIFT			0x00
>  
>  /* Bit definitions for PU_PD_GPIO_CTRL2 */
>  #define PALMAS_PU_PD_GPIO_CTRL2_GPIO_7_PD			0x40
> -#define PALMAS_PU_PD_GPIO_CTRL2_GPIO_7_PD_SHIFT			6
> +#define PALMAS_PU_PD_GPIO_CTRL2_GPIO_7_PD_SHIFT			0x06
>  #define PALMAS_PU_PD_GPIO_CTRL2_GPIO_6_PU			0x20
> -#define PALMAS_PU_PD_GPIO_CTRL2_GPIO_6_PU_SHIFT			5
> +#define PALMAS_PU_PD_GPIO_CTRL2_GPIO_6_PU_SHIFT			0x05
>  #define PALMAS_PU_PD_GPIO_CTRL2_GPIO_6_PD			0x10
> -#define PALMAS_PU_PD_GPIO_CTRL2_GPIO_6_PD_SHIFT			4
> +#define PALMAS_PU_PD_GPIO_CTRL2_GPIO_6_PD_SHIFT			0x04
>  #define PALMAS_PU_PD_GPIO_CTRL2_GPIO_5_PU			0x08
> -#define PALMAS_PU_PD_GPIO_CTRL2_GPIO_5_PU_SHIFT			3
> +#define PALMAS_PU_PD_GPIO_CTRL2_GPIO_5_PU_SHIFT			0x03
>  #define PALMAS_PU_PD_GPIO_CTRL2_GPIO_5_PD			0x04
> -#define PALMAS_PU_PD_GPIO_CTRL2_GPIO_5_PD_SHIFT			2
> +#define PALMAS_PU_PD_GPIO_CTRL2_GPIO_5_PD_SHIFT			0x02
>  #define PALMAS_PU_PD_GPIO_CTRL2_GPIO_4_PU			0x02
> -#define PALMAS_PU_PD_GPIO_CTRL2_GPIO_4_PU_SHIFT			1
> +#define PALMAS_PU_PD_GPIO_CTRL2_GPIO_4_PU_SHIFT			0x01
>  #define PALMAS_PU_PD_GPIO_CTRL2_GPIO_4_PD			0x01
> -#define PALMAS_PU_PD_GPIO_CTRL2_GPIO_4_PD_SHIFT			0
> +#define PALMAS_PU_PD_GPIO_CTRL2_GPIO_4_PD_SHIFT			0x00
>  
>  /* Bit definitions for OD_OUTPUT_GPIO_CTRL */
>  #define PALMAS_OD_OUTPUT_GPIO_CTRL_GPIO_5_OD			0x20
> -#define PALMAS_OD_OUTPUT_GPIO_CTRL_GPIO_5_OD_SHIFT		5
> +#define PALMAS_OD_OUTPUT_GPIO_CTRL_GPIO_5_OD_SHIFT		0x05
>  #define PALMAS_OD_OUTPUT_GPIO_CTRL_GPIO_2_OD			0x04
> -#define PALMAS_OD_OUTPUT_GPIO_CTRL_GPIO_2_OD_SHIFT		2
> +#define PALMAS_OD_OUTPUT_GPIO_CTRL_GPIO_2_OD_SHIFT		0x02
>  #define PALMAS_OD_OUTPUT_GPIO_CTRL_GPIO_1_OD			0x02
> -#define PALMAS_OD_OUTPUT_GPIO_CTRL_GPIO_1_OD_SHIFT		1
> +#define PALMAS_OD_OUTPUT_GPIO_CTRL_GPIO_1_OD_SHIFT		0x01
>  
>  /* Registers for function GPADC */
> -#define PALMAS_GPADC_CTRL1					0x0
> -#define PALMAS_GPADC_CTRL2					0x1
> -#define PALMAS_GPADC_RT_CTRL					0x2
> -#define PALMAS_GPADC_AUTO_CTRL					0x3
> -#define PALMAS_GPADC_STATUS					0x4
> -#define PALMAS_GPADC_RT_SELECT					0x5
> -#define PALMAS_GPADC_RT_CONV0_LSB				0x6
> -#define PALMAS_GPADC_RT_CONV0_MSB				0x7
> -#define PALMAS_GPADC_AUTO_SELECT				0x8
> -#define PALMAS_GPADC_AUTO_CONV0_LSB				0x9
> -#define PALMAS_GPADC_AUTO_CONV0_MSB				0xA
> -#define PALMAS_GPADC_AUTO_CONV1_LSB				0xB
> -#define PALMAS_GPADC_AUTO_CONV1_MSB				0xC
> -#define PALMAS_GPADC_SW_SELECT					0xD
> -#define PALMAS_GPADC_SW_CONV0_LSB				0xE
> -#define PALMAS_GPADC_SW_CONV0_MSB				0xF
> +#define PALMAS_GPADC_CTRL1					0x00
> +#define PALMAS_GPADC_CTRL2					0x01
> +#define PALMAS_GPADC_RT_CTRL					0x02
> +#define PALMAS_GPADC_AUTO_CTRL					0x03
> +#define PALMAS_GPADC_STATUS					0x04
> +#define PALMAS_GPADC_RT_SELECT					0x05
> +#define PALMAS_GPADC_RT_CONV0_LSB				0x06
> +#define PALMAS_GPADC_RT_CONV0_MSB				0x07
> +#define PALMAS_GPADC_AUTO_SELECT				0x08
> +#define PALMAS_GPADC_AUTO_CONV0_LSB				0x09
> +#define PALMAS_GPADC_AUTO_CONV0_MSB				0x0A
> +#define PALMAS_GPADC_AUTO_CONV1_LSB				0x0B
> +#define PALMAS_GPADC_AUTO_CONV1_MSB				0x0C
> +#define PALMAS_GPADC_SW_SELECT					0x0D
> +#define PALMAS_GPADC_SW_CONV0_LSB				0x0E
> +#define PALMAS_GPADC_SW_CONV0_MSB				0x0F
>  #define PALMAS_GPADC_THRES_CONV0_LSB				0x10
>  #define PALMAS_GPADC_THRES_CONV0_MSB				0x11
>  #define PALMAS_GPADC_THRES_CONV1_LSB				0x12
> @@ -2731,150 +2731,150 @@ enum usb_irq_events {
>  
>  /* Bit definitions for GPADC_CTRL1 */
>  #define PALMAS_GPADC_CTRL1_RESERVED_MASK			0xc0
> -#define PALMAS_GPADC_CTRL1_RESERVED_SHIFT			6
> +#define PALMAS_GPADC_CTRL1_RESERVED_SHIFT			0x06
>  #define PALMAS_GPADC_CTRL1_CURRENT_SRC_CH3_MASK			0x30
> -#define PALMAS_GPADC_CTRL1_CURRENT_SRC_CH3_SHIFT		4
> +#define PALMAS_GPADC_CTRL1_CURRENT_SRC_CH3_SHIFT		0x04
>  #define PALMAS_GPADC_CTRL1_CURRENT_SRC_CH0_MASK			0x0c
> -#define PALMAS_GPADC_CTRL1_CURRENT_SRC_CH0_SHIFT		2
> +#define PALMAS_GPADC_CTRL1_CURRENT_SRC_CH0_SHIFT		0x02
>  #define PALMAS_GPADC_CTRL1_BAT_REMOVAL_DET			0x02
> -#define PALMAS_GPADC_CTRL1_BAT_REMOVAL_DET_SHIFT		1
> +#define PALMAS_GPADC_CTRL1_BAT_REMOVAL_DET_SHIFT		0x01
>  #define PALMAS_GPADC_CTRL1_GPADC_FORCE				0x01
> -#define PALMAS_GPADC_CTRL1_GPADC_FORCE_SHIFT			0
> +#define PALMAS_GPADC_CTRL1_GPADC_FORCE_SHIFT			0x00
>  
>  /* Bit definitions for GPADC_CTRL2 */
>  #define PALMAS_GPADC_CTRL2_RESERVED_MASK			0x06
> -#define PALMAS_GPADC_CTRL2_RESERVED_SHIFT			1
> +#define PALMAS_GPADC_CTRL2_RESERVED_SHIFT			0x01
>  
>  /* Bit definitions for GPADC_RT_CTRL */
>  #define PALMAS_GPADC_RT_CTRL_EXTEND_DELAY			0x02
> -#define PALMAS_GPADC_RT_CTRL_EXTEND_DELAY_SHIFT			1
> +#define PALMAS_GPADC_RT_CTRL_EXTEND_DELAY_SHIFT			0x01
>  #define PALMAS_GPADC_RT_CTRL_START_POLARITY			0x01
> -#define PALMAS_GPADC_RT_CTRL_START_POLARITY_SHIFT		0
> +#define PALMAS_GPADC_RT_CTRL_START_POLARITY_SHIFT		0x00
>  
>  /* Bit definitions for GPADC_AUTO_CTRL */
>  #define PALMAS_GPADC_AUTO_CTRL_SHUTDOWN_CONV1			0x80
> -#define PALMAS_GPADC_AUTO_CTRL_SHUTDOWN_CONV1_SHIFT		7
> +#define PALMAS_GPADC_AUTO_CTRL_SHUTDOWN_CONV1_SHIFT		0x07
>  #define PALMAS_GPADC_AUTO_CTRL_SHUTDOWN_CONV0			0x40
> -#define PALMAS_GPADC_AUTO_CTRL_SHUTDOWN_CONV0_SHIFT		6
> +#define PALMAS_GPADC_AUTO_CTRL_SHUTDOWN_CONV0_SHIFT		0x06
>  #define PALMAS_GPADC_AUTO_CTRL_AUTO_CONV1_EN			0x20
> -#define PALMAS_GPADC_AUTO_CTRL_AUTO_CONV1_EN_SHIFT		5
> +#define PALMAS_GPADC_AUTO_CTRL_AUTO_CONV1_EN_SHIFT		0x05
>  #define PALMAS_GPADC_AUTO_CTRL_AUTO_CONV0_EN			0x10
> -#define PALMAS_GPADC_AUTO_CTRL_AUTO_CONV0_EN_SHIFT		4
> -#define PALMAS_GPADC_AUTO_CTRL_COUNTER_CONV_MASK		0x0f
> -#define PALMAS_GPADC_AUTO_CTRL_COUNTER_CONV_SHIFT		0
> +#define PALMAS_GPADC_AUTO_CTRL_AUTO_CONV0_EN_SHIFT		0x04
> +#define PALMAS_GPADC_AUTO_CTRL_COUNTER_CONV_MASK		0x0F
> +#define PALMAS_GPADC_AUTO_CTRL_COUNTER_CONV_SHIFT		0x00
>  
>  /* Bit definitions for GPADC_STATUS */
>  #define PALMAS_GPADC_STATUS_GPADC_AVAILABLE			0x10
> -#define PALMAS_GPADC_STATUS_GPADC_AVAILABLE_SHIFT		4
> +#define PALMAS_GPADC_STATUS_GPADC_AVAILABLE_SHIFT		0x04
>  
>  /* Bit definitions for GPADC_RT_SELECT */
>  #define PALMAS_GPADC_RT_SELECT_RT_CONV_EN			0x80
> -#define PALMAS_GPADC_RT_SELECT_RT_CONV_EN_SHIFT			7
> -#define PALMAS_GPADC_RT_SELECT_RT_CONV0_SEL_MASK		0x0f
> -#define PALMAS_GPADC_RT_SELECT_RT_CONV0_SEL_SHIFT		0
> +#define PALMAS_GPADC_RT_SELECT_RT_CONV_EN_SHIFT			0x07
> +#define PALMAS_GPADC_RT_SELECT_RT_CONV0_SEL_MASK		0x0F
> +#define PALMAS_GPADC_RT_SELECT_RT_CONV0_SEL_SHIFT		0x00
>  
>  /* Bit definitions for GPADC_RT_CONV0_LSB */
> -#define PALMAS_GPADC_RT_CONV0_LSB_RT_CONV0_LSB_MASK		0xff
> -#define PALMAS_GPADC_RT_CONV0_LSB_RT_CONV0_LSB_SHIFT		0
> +#define PALMAS_GPADC_RT_CONV0_LSB_RT_CONV0_LSB_MASK		0xFF
> +#define PALMAS_GPADC_RT_CONV0_LSB_RT_CONV0_LSB_SHIFT		0x00
>  
>  /* Bit definitions for GPADC_RT_CONV0_MSB */
> -#define PALMAS_GPADC_RT_CONV0_MSB_RT_CONV0_MSB_MASK		0x0f
> -#define PALMAS_GPADC_RT_CONV0_MSB_RT_CONV0_MSB_SHIFT		0
> +#define PALMAS_GPADC_RT_CONV0_MSB_RT_CONV0_MSB_MASK		0x0F
> +#define PALMAS_GPADC_RT_CONV0_MSB_RT_CONV0_MSB_SHIFT		0x00
>  
>  /* Bit definitions for GPADC_AUTO_SELECT */
> -#define PALMAS_GPADC_AUTO_SELECT_AUTO_CONV1_SEL_MASK		0xf0
> -#define PALMAS_GPADC_AUTO_SELECT_AUTO_CONV1_SEL_SHIFT		4
> -#define PALMAS_GPADC_AUTO_SELECT_AUTO_CONV0_SEL_MASK		0x0f
> -#define PALMAS_GPADC_AUTO_SELECT_AUTO_CONV0_SEL_SHIFT		0
> +#define PALMAS_GPADC_AUTO_SELECT_AUTO_CONV1_SEL_MASK		0xF0
> +#define PALMAS_GPADC_AUTO_SELECT_AUTO_CONV1_SEL_SHIFT		0x04
> +#define PALMAS_GPADC_AUTO_SELECT_AUTO_CONV0_SEL_MASK		0x0F
> +#define PALMAS_GPADC_AUTO_SELECT_AUTO_CONV0_SEL_SHIFT		0x00
>  
>  /* Bit definitions for GPADC_AUTO_CONV0_LSB */
> -#define PALMAS_GPADC_AUTO_CONV0_LSB_AUTO_CONV0_LSB_MASK		0xff
> -#define PALMAS_GPADC_AUTO_CONV0_LSB_AUTO_CONV0_LSB_SHIFT	0
> +#define PALMAS_GPADC_AUTO_CONV0_LSB_AUTO_CONV0_LSB_MASK		0xFF
> +#define PALMAS_GPADC_AUTO_CONV0_LSB_AUTO_CONV0_LSB_SHIFT	0x00
>  
>  /* Bit definitions for GPADC_AUTO_CONV0_MSB */
> -#define PALMAS_GPADC_AUTO_CONV0_MSB_AUTO_CONV0_MSB_MASK		0x0f
> -#define PALMAS_GPADC_AUTO_CONV0_MSB_AUTO_CONV0_MSB_SHIFT	0
> +#define PALMAS_GPADC_AUTO_CONV0_MSB_AUTO_CONV0_MSB_MASK		0x0F
> +#define PALMAS_GPADC_AUTO_CONV0_MSB_AUTO_CONV0_MSB_SHIFT	0x00
>  
>  /* Bit definitions for GPADC_AUTO_CONV1_LSB */
> -#define PALMAS_GPADC_AUTO_CONV1_LSB_AUTO_CONV1_LSB_MASK		0xff
> -#define PALMAS_GPADC_AUTO_CONV1_LSB_AUTO_CONV1_LSB_SHIFT	0
> +#define PALMAS_GPADC_AUTO_CONV1_LSB_AUTO_CONV1_LSB_MASK		0xFF
> +#define PALMAS_GPADC_AUTO_CONV1_LSB_AUTO_CONV1_LSB_SHIFT	0x00
>  
>  /* Bit definitions for GPADC_AUTO_CONV1_MSB */
> -#define PALMAS_GPADC_AUTO_CONV1_MSB_AUTO_CONV1_MSB_MASK		0x0f
> -#define PALMAS_GPADC_AUTO_CONV1_MSB_AUTO_CONV1_MSB_SHIFT	0
> +#define PALMAS_GPADC_AUTO_CONV1_MSB_AUTO_CONV1_MSB_MASK		0x0F
> +#define PALMAS_GPADC_AUTO_CONV1_MSB_AUTO_CONV1_MSB_SHIFT	0x00
>  
>  /* Bit definitions for GPADC_SW_SELECT */
>  #define PALMAS_GPADC_SW_SELECT_SW_CONV_EN			0x80
> -#define PALMAS_GPADC_SW_SELECT_SW_CONV_EN_SHIFT			7
> +#define PALMAS_GPADC_SW_SELECT_SW_CONV_EN_SHIFT			0x07
>  #define PALMAS_GPADC_SW_SELECT_SW_START_CONV0			0x10
> -#define PALMAS_GPADC_SW_SELECT_SW_START_CONV0_SHIFT		4
> -#define PALMAS_GPADC_SW_SELECT_SW_CONV0_SEL_MASK		0x0f
> -#define PALMAS_GPADC_SW_SELECT_SW_CONV0_SEL_SHIFT		0
> +#define PALMAS_GPADC_SW_SELECT_SW_START_CONV0_SHIFT		0x04
> +#define PALMAS_GPADC_SW_SELECT_SW_CONV0_SEL_MASK		0x0F
> +#define PALMAS_GPADC_SW_SELECT_SW_CONV0_SEL_SHIFT		0x00
>  
>  /* Bit definitions for GPADC_SW_CONV0_LSB */
> -#define PALMAS_GPADC_SW_CONV0_LSB_SW_CONV0_LSB_MASK		0xff
> -#define PALMAS_GPADC_SW_CONV0_LSB_SW_CONV0_LSB_SHIFT		0
> +#define PALMAS_GPADC_SW_CONV0_LSB_SW_CONV0_LSB_MASK		0xFF
> +#define PALMAS_GPADC_SW_CONV0_LSB_SW_CONV0_LSB_SHIFT		0x00
>  
>  /* Bit definitions for GPADC_SW_CONV0_MSB */
> -#define PALMAS_GPADC_SW_CONV0_MSB_SW_CONV0_MSB_MASK		0x0f
> -#define PALMAS_GPADC_SW_CONV0_MSB_SW_CONV0_MSB_SHIFT		0
> +#define PALMAS_GPADC_SW_CONV0_MSB_SW_CONV0_MSB_MASK		0x0F
> +#define PALMAS_GPADC_SW_CONV0_MSB_SW_CONV0_MSB_SHIFT		0x00
>  
>  /* Bit definitions for GPADC_THRES_CONV0_LSB */
> -#define PALMAS_GPADC_THRES_CONV0_LSB_THRES_CONV0_LSB_MASK	0xff
> -#define PALMAS_GPADC_THRES_CONV0_LSB_THRES_CONV0_LSB_SHIFT	0
> +#define PALMAS_GPADC_THRES_CONV0_LSB_THRES_CONV0_LSB_MASK	0xFF
> +#define PALMAS_GPADC_THRES_CONV0_LSB_THRES_CONV0_LSB_SHIFT	0x00
>  
>  /* Bit definitions for GPADC_THRES_CONV0_MSB */
>  #define PALMAS_GPADC_THRES_CONV0_MSB_THRES_CONV0_POL		0x80
> -#define PALMAS_GPADC_THRES_CONV0_MSB_THRES_CONV0_POL_SHIFT	7
> -#define PALMAS_GPADC_THRES_CONV0_MSB_THRES_CONV0_MSB_MASK	0x0f
> -#define PALMAS_GPADC_THRES_CONV0_MSB_THRES_CONV0_MSB_SHIFT	0
> +#define PALMAS_GPADC_THRES_CONV0_MSB_THRES_CONV0_POL_SHIFT	0x07
> +#define PALMAS_GPADC_THRES_CONV0_MSB_THRES_CONV0_MSB_MASK	0x0F
> +#define PALMAS_GPADC_THRES_CONV0_MSB_THRES_CONV0_MSB_SHIFT	0x00
>  
>  /* Bit definitions for GPADC_THRES_CONV1_LSB */
> -#define PALMAS_GPADC_THRES_CONV1_LSB_THRES_CONV1_LSB_MASK	0xff
> -#define PALMAS_GPADC_THRES_CONV1_LSB_THRES_CONV1_LSB_SHIFT	0
> +#define PALMAS_GPADC_THRES_CONV1_LSB_THRES_CONV1_LSB_MASK	0xFF
> +#define PALMAS_GPADC_THRES_CONV1_LSB_THRES_CONV1_LSB_SHIFT	0x00
>  
>  /* Bit definitions for GPADC_THRES_CONV1_MSB */
>  #define PALMAS_GPADC_THRES_CONV1_MSB_THRES_CONV1_POL		0x80
> -#define PALMAS_GPADC_THRES_CONV1_MSB_THRES_CONV1_POL_SHIFT	7
> -#define PALMAS_GPADC_THRES_CONV1_MSB_THRES_CONV1_MSB_MASK	0x0f
> -#define PALMAS_GPADC_THRES_CONV1_MSB_THRES_CONV1_MSB_SHIFT	0
> +#define PALMAS_GPADC_THRES_CONV1_MSB_THRES_CONV1_POL_SHIFT	0x07
> +#define PALMAS_GPADC_THRES_CONV1_MSB_THRES_CONV1_MSB_MASK	0x0F
> +#define PALMAS_GPADC_THRES_CONV1_MSB_THRES_CONV1_MSB_SHIFT	0x00
>  
>  /* Bit definitions for GPADC_SMPS_ILMONITOR_EN */
>  #define PALMAS_GPADC_SMPS_ILMONITOR_EN_SMPS_ILMON_EN		0x20
> -#define PALMAS_GPADC_SMPS_ILMONITOR_EN_SMPS_ILMON_EN_SHIFT	5
> +#define PALMAS_GPADC_SMPS_ILMONITOR_EN_SMPS_ILMON_EN_SHIFT	0x05
>  #define PALMAS_GPADC_SMPS_ILMONITOR_EN_SMPS_ILMON_REXT		0x10
> -#define PALMAS_GPADC_SMPS_ILMONITOR_EN_SMPS_ILMON_REXT_SHIFT	4
> -#define PALMAS_GPADC_SMPS_ILMONITOR_EN_SMPS_ILMON_SEL_MASK	0x0f
> -#define PALMAS_GPADC_SMPS_ILMONITOR_EN_SMPS_ILMON_SEL_SHIFT	0
> +#define PALMAS_GPADC_SMPS_ILMONITOR_EN_SMPS_ILMON_REXT_SHIFT	0x04
> +#define PALMAS_GPADC_SMPS_ILMONITOR_EN_SMPS_ILMON_SEL_MASK	0x0F
> +#define PALMAS_GPADC_SMPS_ILMONITOR_EN_SMPS_ILMON_SEL_SHIFT	0x00
>  
>  /* Bit definitions for GPADC_SMPS_VSEL_MONITORING */
>  #define PALMAS_GPADC_SMPS_VSEL_MONITORING_ACTIVE_PHASE		0x80
> -#define PALMAS_GPADC_SMPS_VSEL_MONITORING_ACTIVE_PHASE_SHIFT	7
> -#define PALMAS_GPADC_SMPS_VSEL_MONITORING_SMPS_VSEL_MONITORING_MASK	0x7f
> -#define PALMAS_GPADC_SMPS_VSEL_MONITORING_SMPS_VSEL_MONITORING_SHIFT	0
> +#define PALMAS_GPADC_SMPS_VSEL_MONITORING_ACTIVE_PHASE_SHIFT	0x07
> +#define PALMAS_GPADC_SMPS_VSEL_MONITORING_SMPS_VSEL_MONITORING_MASK	0x7F
> +#define PALMAS_GPADC_SMPS_VSEL_MONITORING_SMPS_VSEL_MONITORING_SHIFT	0x00
>  
>  /* Registers for function GPADC */
> -#define PALMAS_GPADC_TRIM1					0x0
> -#define PALMAS_GPADC_TRIM2					0x1
> -#define PALMAS_GPADC_TRIM3					0x2
> -#define PALMAS_GPADC_TRIM4					0x3
> -#define PALMAS_GPADC_TRIM5					0x4
> -#define PALMAS_GPADC_TRIM6					0x5
> -#define PALMAS_GPADC_TRIM7					0x6
> -#define PALMAS_GPADC_TRIM8					0x7
> -#define PALMAS_GPADC_TRIM9					0x8
> -#define PALMAS_GPADC_TRIM10					0x9
> -#define PALMAS_GPADC_TRIM11					0xA
> -#define PALMAS_GPADC_TRIM12					0xB
> -#define PALMAS_GPADC_TRIM13					0xC
> -#define PALMAS_GPADC_TRIM14					0xD
> -#define PALMAS_GPADC_TRIM15					0xE
> -#define PALMAS_GPADC_TRIM16					0xF
> +#define PALMAS_GPADC_TRIM1					0x00
> +#define PALMAS_GPADC_TRIM2					0x01
> +#define PALMAS_GPADC_TRIM3					0x02
> +#define PALMAS_GPADC_TRIM4					0x03
> +#define PALMAS_GPADC_TRIM5					0x04
> +#define PALMAS_GPADC_TRIM6					0x05
> +#define PALMAS_GPADC_TRIM7					0x06
> +#define PALMAS_GPADC_TRIM8					0x07
> +#define PALMAS_GPADC_TRIM9					0x08
> +#define PALMAS_GPADC_TRIM10					0x09
> +#define PALMAS_GPADC_TRIM11					0x0A
> +#define PALMAS_GPADC_TRIM12					0x0B
> +#define PALMAS_GPADC_TRIM13					0x0C
> +#define PALMAS_GPADC_TRIM14					0x0D
> +#define PALMAS_GPADC_TRIM15					0x0E
> +#define PALMAS_GPADC_TRIM16					0x0F
>  
>  static inline int palmas_read(struct palmas *palmas, unsigned int base,
>  		unsigned int reg, unsigned int *val)
>  {
> -	unsigned int addr =  PALMAS_BASE_TO_REG(base, reg);
> +	unsigned int addr = PALMAS_BASE_TO_REG(base, reg);
>  	int slave_id = PALMAS_BASE_TO_SLAVE(base);
>  
>  	return regmap_read(palmas->regmap[slave_id], addr, val);

-- 
Lee Jones
Linaro STMicroelectronics Landing Team Lead
Linaro.org │ Open source software for ARM SoCs
Follow Linaro: Facebook | Twitter | Blog
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/