[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20140523183218.23136.51518@quantum>
Date: Fri, 23 May 2014 11:32:18 -0700
From: Mike Turquette <mturquette@...aro.org>
To: Ivan Khoronzhuk <ivan.khoronzhuk@...com>, dbaryshkov@...il.com,
dwmw2@...radead.org, lee.jones@...aro.org,
santosh.shilimkar@...com, arnd@...db.de, robh+dt@...nel.org,
pawel.moll@....com, mark.rutland@....com,
ijc+devicetree@...lion.org.uk, galak@...eaurora.org,
grant.likely@...aro.org
Cc: rdunlap@...radead.org, linux@....linux.org.uk,
grygorii.strashko@...com, olof@...om.net, w-kwok2@...com,
sboyd@...eaurora.org, devicetree@...r.kernel.org,
linux-doc@...r.kernel.org, linux-kernel@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org, m-karicheri2@...com,
sergei.shtylyov@...entembedded.com,
"Ivan Khoronzhuk" <ivan.khoronzhuk@...com>
Subject: Re: [Patch v7 2/7] clock: keystone-pllctrl: add bindings for keystone pll
controller
Quoting Ivan Khoronzhuk (2014-05-23 08:43:27)
> The main pll controller used to drive theC66x CorePacs, the switch fabric,
> and a majority of the peripheral clocks (all but the ARM CorePacs, DDR3 and
> the NETCP modules) requires a PLL Controller to manage the various clock
> divisions, gating, and synchronization.
>
> Reviewed-by: Arnd Bergmann <arnd@...db.de>
> Signed-off-by: Ivan Khoronzhuk <ivan.khoronzhuk@...com>
Acked-by: Mike Turquette <mturquette@...aro.org>
Regards,
Mike
> ---
> .../bindings/clock/ti-keystone-pllctrl.txt | 20 ++++++++++++++++++++
> 1 file changed, 20 insertions(+)
> create mode 100644 Documentation/devicetree/bindings/clock/ti-keystone-pllctrl.txt
>
> diff --git a/Documentation/devicetree/bindings/clock/ti-keystone-pllctrl.txt b/Documentation/devicetree/bindings/clock/ti-keystone-pllctrl.txt
> new file mode 100644
> index 0000000..3e6a81e
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/clock/ti-keystone-pllctrl.txt
> @@ -0,0 +1,20 @@
> +* Device tree bindings for Texas Instruments keystone pll controller
> +
> +The main pll controller used to drive theC66x CorePacs, the switch fabric,
> +and a majority of the peripheral clocks (all but the ARM CorePacs, DDR3 and
> +the NETCP modules) requires a PLL Controller to manage the various clock
> +divisions, gating, and synchronization.
> +
> +Required properties:
> +
> +- compatible: "ti,keystone-pllctrl", "syscon"
> +
> +- reg: contains offset/length value for pll controller
> + registers space.
> +
> +Example:
> +
> +pllctrl: pll-controller@...2310000 {
> + compatible = "ti,keystone-pllctrl", "syscon";
> + reg = <0x02310000 0x200>;
> +};
> --
> 1.8.3.2
>
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists