lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Tue, 27 May 2014 12:06:13 +0800 From: "Zhu, Lejun" <lejun.zhu@...ux.intel.com> To: lee.jones@...aro.org, broonie@...nel.org, sameo@...ux.intel.com Cc: linux-kernel@...r.kernel.org, jacob.jun.pan@...ux.intel.com, bin.yang@...el.com, lejun.zhu@...ux.intel.com Subject: [PATCH v3 1/4] mfd: intel_soc_pmic: Core driver This patch provides the common code for the intel_soc_pmic MFD driver, such as read/write register and set up IRQ. v2: - Use regmap instead of our own callbacks for read/write. - Add one missing EXPORT_SYMBOL. - Remove some duplicate code and put them into pmic_regmap_load_from_hw. v3: - Use regmap-irq. Remove our own pmic_regmap_* and IRQ handling code. - Remove intel_soc_pmic_dev() because gpio driver no longer uses it. - Remove intel_soc_pmic_set_pdata() because currently it's not used. - Use EXPORT_SYMBOL_GPL for exposed APIs. Signed-off-by: Yang, Bin <bin.yang@...el.com> Signed-off-by: Zhu, Lejun <lejun.zhu@...ux.intel.com> --- drivers/mfd/intel_soc_pmic_core.c | 212 +++++++++++++++++++++++++++++++++++++ drivers/mfd/intel_soc_pmic_core.h | 44 ++++++++ include/linux/mfd/intel_soc_pmic.h | 27 +++++ 3 files changed, 283 insertions(+) create mode 100644 drivers/mfd/intel_soc_pmic_core.c create mode 100644 drivers/mfd/intel_soc_pmic_core.h create mode 100644 include/linux/mfd/intel_soc_pmic.h diff --git a/drivers/mfd/intel_soc_pmic_core.c b/drivers/mfd/intel_soc_pmic_core.c new file mode 100644 index 0000000..4f95a4a --- /dev/null +++ b/drivers/mfd/intel_soc_pmic_core.c @@ -0,0 +1,212 @@ +/* + * intel_soc_pmic_core.c - Intel SoC PMIC Core Functions + * + * Copyright (C) 2013, 2014 Intel Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or + * modify it under the terms of the GNU General Public License version + * 2 as published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * Author: Yang, Bin <bin.yang@...el.com> + */ + +#include <linux/kernel.h> +#include <linux/module.h> +#include <linux/delay.h> +#include <linux/mutex.h> +#include <linux/mfd/core.h> +#include <linux/err.h> +#include <linux/irq.h> +#include <linux/interrupt.h> +#include <linux/workqueue.h> +#include <linux/acpi.h> +#include <linux/version.h> +#include <linux/gpio.h> +#include <linux/regmap.h> +#include <linux/mfd/intel_soc_pmic.h> +#include "intel_soc_pmic_core.h" + +static DEFINE_MUTEX(pmic_lock); /* protect pmic */ +static struct intel_soc_pmic *pmic; + +/* + * Read from a PMIC register + */ +int intel_soc_pmic_readb(int reg) +{ + int ret; + unsigned int val; + + mutex_lock(&pmic_lock); + + if (!pmic) { + ret = -EIO; + } else { + ret = regmap_read(pmic->regmap, reg, &val); + if (!ret) + ret = val; + } + + mutex_unlock(&pmic_lock); + + return ret; +} +EXPORT_SYMBOL_GPL(intel_soc_pmic_readb); + +/* + * Write to a PMIC register + */ +int intel_soc_pmic_writeb(int reg, u8 val) +{ + int ret; + + mutex_lock(&pmic_lock); + + if (!pmic) + ret = -EIO; + else + ret = regmap_write(pmic->regmap, reg, val); + + mutex_unlock(&pmic_lock); + + return ret; +} +EXPORT_SYMBOL_GPL(intel_soc_pmic_writeb); + +/* + * Set 1 bit in a PMIC register + */ +int intel_soc_pmic_setb(int reg, u8 mask) +{ + int ret; + + mutex_lock(&pmic_lock); + + if (!pmic) + ret = -EIO; + else + ret = regmap_update_bits(pmic->regmap, reg, mask, mask); + + mutex_unlock(&pmic_lock); + + return ret; +} +EXPORT_SYMBOL_GPL(intel_soc_pmic_setb); + +/* + * Clear 1 bit in a PMIC register + */ +int intel_soc_pmic_clearb(int reg, u8 mask) +{ + int ret; + + mutex_lock(&pmic_lock); + + if (!pmic) + ret = -EIO; + else + ret = regmap_update_bits(pmic->regmap, reg, mask, 0); + + mutex_unlock(&pmic_lock); + + return ret; +} +EXPORT_SYMBOL_GPL(intel_soc_pmic_clearb); + +/* +* Set and clear multiple bits of a PMIC register +*/ +int intel_soc_pmic_update(int reg, u8 val, u8 mask) +{ + int ret; + + mutex_lock(&pmic_lock); + + if (!pmic) + ret = -EIO; + else + ret = regmap_update_bits(pmic->regmap, reg, mask, val); + + mutex_unlock(&pmic_lock); + + return ret; +} +EXPORT_SYMBOL_GPL(intel_soc_pmic_update); + +int intel_pmic_add(struct intel_soc_pmic *chip) +{ + int ret; + struct intel_soc_pmic_config *cfg = chip->config; + + mutex_lock(&pmic_lock); + + if (pmic != NULL) { + mutex_unlock(&pmic_lock); + return -EBUSY; + } + + pmic = chip; + + mutex_unlock(&pmic_lock); + + if (cfg->init) { + ret = cfg->init(); + if (ret != 0) + goto err; + } + + ret = regmap_add_irq_chip(chip->regmap, chip->irq, + cfg->irq_flags | IRQF_ONESHOT, + 0, cfg->irq_chip, + &chip->irq_chip_data); + if (ret != 0) + goto err; + + ret = enable_irq_wake(chip->irq); + if (ret != 0) + dev_warn(chip->dev, "Can't enable IRQ as wake source: %d\n", + ret); + + ret = mfd_add_devices(chip->dev, -1, cfg->cell_dev, + cfg->n_cell_devs, NULL, 0, + regmap_irq_get_domain(chip->irq_chip_data)); + + if (ret) + goto err_del_irq_chip; + + return 0; + +err_del_irq_chip: + regmap_del_irq_chip(chip->irq, chip->irq_chip_data); +err: + mutex_lock(&pmic_lock); + if (pmic == chip) + pmic = NULL; + mutex_unlock(&pmic_lock); + return ret; +} + +int intel_pmic_remove(struct intel_soc_pmic *chip) +{ + mutex_lock(&pmic_lock); + + if (pmic != chip) { + mutex_unlock(&pmic_lock); + return -ENODEV; + } + + pmic = NULL; + + mutex_unlock(&pmic_lock); + + regmap_del_irq_chip(chip->irq, chip->irq_chip_data); + + mfd_remove_devices(chip->dev); + + return 0; +} diff --git a/drivers/mfd/intel_soc_pmic_core.h b/drivers/mfd/intel_soc_pmic_core.h new file mode 100644 index 0000000..9189ca5 --- /dev/null +++ b/drivers/mfd/intel_soc_pmic_core.h @@ -0,0 +1,44 @@ +/* + * intel_soc_pmic_core.h - Intel SoC PMIC MFD Driver + * + * Copyright (C) 2012-2014 Intel Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or + * modify it under the terms of the GNU General Public License version + * 2 as published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * Author: Yang, Bin <bin.yang@...el.com> + */ + +#ifndef __INTEL_SOC_PMIC_CORE_H__ +#define __INTEL_SOC_PMIC_CORE_H__ + +struct intel_soc_pmic_config { + const char *label; + unsigned long irq_flags; + struct mfd_cell *cell_dev; + int n_cell_devs; + struct regmap_config *regmap_cfg; + struct regmap_irq_chip *irq_chip; + int (*init)(void); +}; + +struct intel_soc_pmic { + struct intel_soc_pmic_config *config; + struct device *dev; + int irq; + struct regmap *regmap; + struct regmap_irq_chip_data *irq_chip_data; +}; + +int intel_pmic_add(struct intel_soc_pmic *chip); +int intel_pmic_remove(struct intel_soc_pmic *chip); + +extern struct intel_soc_pmic_config crystal_cove_pmic; + +#endif /* __INTEL_SOC_PMIC_CORE_H__ */ diff --git a/include/linux/mfd/intel_soc_pmic.h b/include/linux/mfd/intel_soc_pmic.h new file mode 100644 index 0000000..01270e4 --- /dev/null +++ b/include/linux/mfd/intel_soc_pmic.h @@ -0,0 +1,27 @@ +/* + * intel_soc_pmic.h - Intel SoC PMIC Driver + * + * Copyright (C) 2012-2014 Intel Corporation. All rights reserved. + * + * This program is free software; you can redistribute it and/or + * modify it under the terms of the GNU General Public License version + * 2 as published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * Author: Yang, Bin <bin.yang@...el.com> + */ + +#ifndef __INTEL_SOC_PMIC_H__ +#define __INTEL_SOC_PMIC_H__ + +int intel_soc_pmic_readb(int reg); +int intel_soc_pmic_writeb(int reg, u8 val); +int intel_soc_pmic_setb(int reg, u8 mask); +int intel_soc_pmic_clearb(int reg, u8 mask); +int intel_soc_pmic_update(int reg, u8 val, u8 mask); + +#endif /* __INTEL_SOC_PMIC_H__ */ -- 1.8.3.2 -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists