| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-Id: <1401457391-12242-10-git-send-email-mathieu.poirier@linaro.org>
Date: Fri, 30 May 2014 07:43:09 -0600
From: mathieu.poirier@...aro.org
To: linus.walleij@...aro.org, will.deacon@....com
Cc: mathieu.poirier@...aro.org, arve@...roid.com,
john.stultz@...aro.org, pratikp@...eaurora.org, varshney@...com,
Al.Grant@....com, jonas.svennebring@...gotech.com,
james.king@...aro.org, panchaxari.prasannamurthy@...aro.org,
arnd@...aro.org, marcin.jabrzyk@...il.com, r.sengupta@...sung.com,
robbelibobban@...il.com, patches@...aro.org,
linux@....linux.org.uk, linux-arm-kernel@...ts.infradead.org,
linux-kernel@...r.kernel.org, daniel.thompson@...aro.org
Subject: [RFC PATCH 09/11] coresight: adding basic support for Vexpress TC2
From: Mathieu Poirier <mathieu.poirier@...aro.org>
Support for the 2 PTMs, 3 ETMs, funnel, TPIU and replicator
connected to the ETB are included. Proper handling of the
ITM and the replicator linked to it along with the CTIs
and SWO are not included.
Signed-off-by: Mathieu Poirier <mathieu.poirier@...aro.org>
---
arch/arm/boot/dts/vexpress-v2p-ca15_a7.dts | 122 +++++++++++++++++++++++++++++
1 file changed, 122 insertions(+)
diff --git a/arch/arm/boot/dts/vexpress-v2p-ca15_a7.dts b/arch/arm/boot/dts/vexpress-v2p-ca15_a7.dts
index 15f98cb..18de06e 100644
--- a/arch/arm/boot/dts/vexpress-v2p-ca15_a7.dts
+++ b/arch/arm/boot/dts/vexpress-v2p-ca15_a7.dts
@@ -334,6 +334,128 @@
};
};
+ coresight {
+ compatible = "arm,coresight";
+ #address-cells = <1>;
+ #size-cells = <1>;
+ ranges = <0x20010000 0 0x20010000 0x1000
+ 0x20030000 0 0x20030000 0x1000
+ 0x20040000 0 0x20040000 0x1000
+ 0x2201c000 0 0x2201c000 0x1000
+ 0x2201d000 0 0x2201d000 0x1000
+ 0x2203c000 0 0x2203c000 0x1000
+ 0x2203d000 0 0x2203d000 0x1000
+ 0x2203e000 0 0x2203e000 0x1000>;
+
+ etb: etb@...10000 {
+ compatible = "arm,coresight-etb";
+ reg = <0x20010000 0x1000>;
+
+ coresight-id = <0>;
+ coresight-name = "coresight-etb";
+ coresight-nr-inports = <1>;
+ coresight-default-sink;
+ };
+
+ etb_replicator: replicator {
+ compatible = "arm,coresight-replicator";
+
+ coresight-id = <1>;
+ coresight-name = "coresight-etb-replicator";
+ coresight-nr-inports = <1>;
+ coresight-outports = <0 1>;
+ coresight-child-list = <&etb &tpiu>;
+ coresight-child-ports = <0 0>;
+ };
+
+ tpiu: tpiu@...30000 {
+ compatible = "arm,coresight-tpiu";
+ reg = <0x20030000 0x1000>;
+
+ coresight-id = <2>;
+ coresight-name = "coresight-tpiu";
+ coresight-nr-inports = <1>;
+ };
+
+ funnel: funnel@...40000 {
+ compatible = "arm,coresight-funnel";
+ reg = <0x20040000 0x1000>;
+
+ coresight-id = <3>;
+ coresight-name = "coresight-funnel";
+ coresight-nr-inports = <1>;
+ coresight-outports = <0>;
+ coresight-child-list = <&etb_replicator>;
+ coresight-child-ports = <0>;
+ };
+
+ ptm0: ptm@...1c000 {
+ compatible = "arm,coresight-etm";
+ reg = <0x2201c000 0x1000>;
+
+ coresight-id = <4>;
+ coresight-name = "coresight-ptm0";
+ cpu = <&cpu0>;
+ coresight-nr-inports = <0>;
+ coresight-outports = <0>;
+ coresight-child-list = <&funnel>;
+ coresight-child-ports = <0>;
+ };
+
+ ptm1: ptm@...1d000 {
+ compatible = "arm,coresight-etm";
+ reg = <0x2201d000 0x1000>;
+
+ coresight-id = <5>;
+ coresight-name = "coresight-ptm1";
+ cpu = <&cpu1>;
+ coresight-nr-inports = <0>;
+ coresight-outports = <0>;
+ coresight-child-list = <&funnel>;
+ coresight-child-ports = <1>;
+ };
+
+ etm0: etm@...3c000 {
+ compatible = "arm,coresight-etm";
+ reg = <0x2203c000 0x1000>;
+
+ coresight-id = <6>;
+ coresight-name = "coresight-etm0";
+ cpu = <&cpu2>;
+ coresight-nr-inports = <0>;
+ coresight-outports = <0>;
+ coresight-child-list = <&funnel>;
+ coresight-child-ports = <2>;
+ };
+
+ etm1: etm@...3d000 {
+ compatible = "arm,coresight-etm";
+ reg = <0x2203d000 0x1000>;
+
+ coresight-id = <7>;
+ coresight-name = "coresight-etm1";
+ cpu = <&cpu3>;
+ coresight-nr-inports = <0>;
+ coresight-outports = <0>;
+ coresight-child-list = <&funnel>;
+ coresight-child-ports = <4>;
+ };
+
+ etm2: etm@...3e000 {
+ compatible = "arm,coresight-etm";
+ reg = <0x2203e000 0x1000>;
+
+ coresight-id = <8>;
+ coresight-name = "coresight-etm2";
+ cpu = <&cpu4>;
+ coresight-nr-inports = <0>;
+ coresight-outports = <0>;
+ coresight-child-list = <&funnel>;
+ coresight-child-ports = <5>;
+ };
+
+ };
+
smb {
compatible = "simple-bus";
--
1.9.1
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists