lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Tue, 17 Jun 2014 15:58:00 +0800 From: Zhangfei Gao <zhangfei.gao@...aro.org> To: Kishon Vijay Abraham I <kishon@...com>, arnd@...db.de, mark.rutland@....com, haifeng.yan@...aro.org, jchxue@...il.com, zhangfei.gao@...aro.org Cc: linux-kernel@...r.kernel.org, linux-arm-kernel@...ts.infradead.org, devicetree@...r.kernel.org, Jiancheng Xue <xuejiancheng@...wei.com> Subject: [PATCH 1/2] Documentation: Document Hisilicon hix5hd2 sata PHY From: Jiancheng Xue <xuejiancheng@...wei.com> Add necessary binding documentation SATA PHY on Hisilicon hix5hd2 soc. Signed-off-by: Jiancheng Xue <xuejiancheng@...wei.com> Signed-off-by: Zhangfei Gao <zhangfei.gao@...aro.org> --- .../devicetree/bindings/phy/hix5hd2-sata-phy.txt | 26 ++++++++++++++++++++ 1 file changed, 26 insertions(+) create mode 100644 Documentation/devicetree/bindings/phy/hix5hd2-sata-phy.txt diff --git a/Documentation/devicetree/bindings/phy/hix5hd2-sata-phy.txt b/Documentation/devicetree/bindings/phy/hix5hd2-sata-phy.txt new file mode 100644 index 0000000..ed15123 --- /dev/null +++ b/Documentation/devicetree/bindings/phy/hix5hd2-sata-phy.txt @@ -0,0 +1,26 @@ +Hisilicon hix5hd2 SATA PHY +----------------------- + +Required properties: +- compatible: should be "hisilicon,hix5hd2-sata-phy" +- reg: offset and length of the PHY registers +- #phy-cells: must be 0 +Refer to phy/phy-bindings.txt for the generic PHY binding properties + +Optional Properties: +- hisilicon,peri-syscon: phandle of syscon used to control peripheral. +- hisilicon,power-reg: offset and bit number of the sata power supply register. + Only effective when hisilicon,peri-syscon is supplied. +- hisilicon,reg-init: one of more sets of 4 cells. The first cell + is the register offset address, the second cell is the start bit in register, + the third cell means the bit width, and the fourth cell is the value to set. + +Example: + sata_phy: phy@...00000 { + compatible = "hisilicon,hix5hd2-sata-phy"; + reg = <0xf9900000 0x10000>; + #phy-cells = <0>; + hisilicon,peri-syscon = <&peri_ctrl>; + hisilicon,power-reg = <0x8 10>; + hisilicon,reg-init = <0x148 0 32 0x345cb8>,<0x14c 0 32 0x20545>; + }; -- 1.7.9.5 -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists