[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <CAOh2x==Z3506u2DGZfRyTPs809npg0kZwMmNVV2C3X3dBKmDOw@mail.gmail.com>
Date: Fri, 20 Jun 2014 10:21:34 +0530
From: Viresh Kumar <viresh.kumar@...aro.org>
To: Thomas Gleixner <tglx@...utronix.de>
Cc: LKML <linux-kernel@...r.kernel.org>,
Mike Turquette <mturquette@...aro.org>,
spear-devel <spear-devel@...t.st.com>,
stable <stable@...r.kernel.org>
Subject: Re: [patch 1/2] clk: spear3xx: Use proper control register offset
On Fri, Jun 20, 2014 at 3:22 AM, Thomas Gleixner <tglx@...utronix.de> wrote:
> The control register is at offset 0x10, not 0x0. This is wreckaged
> since commit 5df33a62c (SPEAr: Switch to common clock framework).
>
> Signed-off-by: Thomas Gleixner <tglx@...utronix.de>
> Cc: stable@...r.kernel.org
> ---
> drivers/clk/spear/spear3xx_clock.c | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
>
> Index: linux/drivers/clk/spear/spear3xx_clock.c
> ===================================================================
> --- linux.orig/drivers/clk/spear/spear3xx_clock.c
> +++ linux/drivers/clk/spear/spear3xx_clock.c
> @@ -211,7 +211,7 @@ static inline void spear310_clk_init(voi
> /* array of all spear 320 clock lookups */
> #ifdef CONFIG_MACH_SPEAR320
>
> -#define SPEAR320_CONTROL_REG (soc_config_base + 0x0000)
> +#define SPEAR320_CONTROL_REG (soc_config_base + 0x0010)
> #define SPEAR320_EXT_CTRL_REG (soc_config_base + 0x0018)
>
> #define SPEAR320_UARTX_PCLK_MASK 0x1
Acked-by: Viresh Kumar <viresh.kumar@...aro.org>
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists