| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <1403569980-12913-2-git-send-email-suravee.suthikulpanit@amd.com> Date: Mon, 23 Jun 2014 19:32:59 -0500 From: <suravee.suthikulpanit@....com> To: <marc.zyngier@....com>, <Catalin.Marinas@....com>, <Will.Deacon@....com> CC: <linux-arm-kernel@...ts.infradead.org>, <linux-pci@...r.kernel.org>, <linux-kernel@...r.kernel.org>, Suravee Suthikulpanit <Suravee.Suthikulpanit@....com> Subject: [PATCH 1/2] arm/gic: Add binding probe for GIC400 From: Suravee Suthikulpanit <Suravee.Suthikulpanit@....com> Add new Irqchip declaration for GIC400. This was mentioned in gic binding documentation, but there is not code to support it. Signed-off-by: Suravee Suthikulpanit <Suravee.Suthikulpanit@....com> --- drivers/irqchip/irq-gic.c | 2 ++ 1 file changed, 2 insertions(+) diff --git a/drivers/irqchip/irq-gic.c b/drivers/irqchip/irq-gic.c index 7e11c9d..adc86de 100644 --- a/drivers/irqchip/irq-gic.c +++ b/drivers/irqchip/irq-gic.c @@ -1071,6 +1071,8 @@ gic_of_init(struct device_node *node, struct device_node *parent) gic_cnt++; return 0; } + +IRQCHIP_DECLARE(arm_gic_400, "arm,gic-400", gic_of_init); IRQCHIP_DECLARE(cortex_a15_gic, "arm,cortex-a15-gic", gic_of_init); IRQCHIP_DECLARE(cortex_a9_gic, "arm,cortex-a9-gic", gic_of_init); IRQCHIP_DECLARE(msm_8660_qgic, "qcom,msm-8660-qgic", gic_of_init); -- 1.9.0 -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists