lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Date:	Mon, 30 Jun 2014 15:22:24 -0700
From:	Andi Kleen <ak@...ux.intel.com>
To:	"HATAYAMA, Daisuke" <d.hatayama@...fujitsu.com>
Cc:	hpa@...or.com, Don Zickus <dzickus@...hat.com>,
	matt@...sole-pimps.org, peterz@...radead.org, acme@...nel.org,
	mingo@...hat.com, paulus@...ba.org, tglx@...utronix.de,
	x86@...nel.org, linux-kernel@...r.kernel.org
Subject: Re: [PATCH v2] perf/x86/intel: ignore CondChgd bit to avoid false
 NMI handling

> 
> I'm also interested in the behaviour of CondChgd bit on Ivy Bridge processors.

The intended meaning of CondChgd is that a hardware debugger has taken over the
PMU. It shouldn't really be set in other circumstances.

I think right now for perf it would be best to just ignore it.

In theory could stop using the PMU, but if some BIOS set it it would
completely disable perf there. So better to just ignore it.

-Andi

-- 
ak@...ux.intel.com -- Speaking for myself only
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ