linux-kernel - Re: [PATCH V2 2/3] perf protect LBR when Intel PT is enabled.

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <20140703024420.GO5714@two.firstfloor.org>
Date:	Thu, 3 Jul 2014 04:44:20 +0200
From:	Andi Kleen <andi@...stfloor.org>
To:	kan.liang@...el.com
Cc:	peterz@...radead.org, linux-kernel@...r.kernel.org,
	kvm@...r.kernel.org, andi@...stfloor.org
Subject: Re: [PATCH V2 2/3] perf protect LBR when Intel PT is enabled.

On Wed, Jul 02, 2014 at 11:14:14AM -0700, kan.liang@...el.com wrote:
> From: Kan Liang <kan.liang@...el.com>
> 
> If RTIT_CTL.TraceEn=1, any attempt to read or write the LBR or LER MSRs, including LBR_TOS, will result in a #GP.
> Since Intel PT can be enabled/disabled at runtime, LBR MSRs have to be protected by _safe() at runtime.
> 
> Signed-off-by: Kan Liang <kan.liang@...el.com>

Patch looks good to me.

-Andi
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/