lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Date:	Fri, 11 Jul 2014 19:12:17 -0700
From:	Brian Norris <>
To:	Graham Moore <>
Cc:, David Woodhouse <>,
	ZY - marex <>,
	Artem Bityutskiy <>,
	Sourav Poddar <>,
	Sascha Hauer <>,
	Geert Uytterhoeven <>,
	Jingoo Han <>,
	Insop Song <>,,,
	Alan Tull <>,
	Dinh Nguyen <>,
	Yves Vandervennet <>
Subject: Re: [PATCH V4] Add support for flag status register on Micron chips.

Hi Graham,

On Tue, Apr 29, 2014 at 10:29:51AM -0500, Graham Moore wrote:
> Some new Micron flash chips require reading the flag
> status register to determine when operations have completed.
> Furthermore, chips with multi-die stacks of the 65nm 256Mb QSPI also
> require reading the status register before reading the flag status register.
> This patch adds support for the flag status register in the n25q512ax3 and n25q00
> Micron QSPI flash chips.
> Signed-off-by: Graham Moore <>
> ---
> V4:
> Do not set nor->wait_till_ready if driver has already set it.
> V3:
> Rebase to l2-mtd spinor branch.
> V2:
> Remove leading underscore in function names.
> Remove type cast in dev_err call and use the proper format
> specifier instead.

Sorry for the delay... pushed to l2-mtd.git. Thanks!

To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to
More majordomo info at
Please read the FAQ at

Powered by blists - more mailing lists