lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Message-Id: <1405377366-3244-1-git-send-email-fkan@apm.com> Date: Mon, 14 Jul 2014 15:36:04 -0700 From: Feng Kan <fkan@....com> To: tglx@...utronix.de, jason@...edaemon.net, marc.zyngier@....com, linux-kernel@...r.kernel.org Cc: Feng Kan <fkan@....com> Subject: [PATCH V4 0/2] irqchip: gic: Add support for GIC v2 bypass disable This patch series cleans up hex number in the gic driver and then adds the code to preserve GIC v2 bypass disable bits in the GIC driver. V4 Change: rebase off latest irq tree, merge after gic v3 changes. V3 Change: remove incorrect Signoff by V2 Change: seem my send email was not working correctly, resending this with rebase pull. - had to pull HaoJian's change out of arm-gic.h to keep consistency. - replace GIC defines as noted by Marc - remove GIC_CPU_DISABLE since it no longer used. - fix gic_cpu_if_down as noted by Marc Feng Kan (2): irqchip: gic: replace hex numbers with defines. irqchip: gic: preserve gic V2 bypass bits in cpu ctrl register drivers/irqchip/irq-gic-common.c | 15 +++++++------ drivers/irqchip/irq-gic.c | 46 ++++++++++++++++++++++++++++------------ include/linux/irqchip/arm-gic.h | 16 ++++++++++++++ 3 files changed, 58 insertions(+), 19 deletions(-) -- 1.9.1 -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists