[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <alpine.DEB.2.10.1407151147540.24854@nanos>
Date: Tue, 15 Jul 2014 11:51:02 +0200 (CEST)
From: Thomas Gleixner <tglx@...utronix.de>
To: Ley Foon Tan <lftan@...era.com>
cc: linux-arch@...r.kernel.org, linux-kernel@...r.kernel.org,
linux-doc@...r.kernel.org, lftan.linux@...il.com,
cltang@...esourcery.com
Subject: Re: [PATCH v2 12/29] nios2: Interrupt handling
On Tue, 15 Jul 2014, Ley Foon Tan wrote:
> +#ifndef _ASM_NIOS2_IRQ_H
> +#define _ASM_NIOS2_IRQ_H
> +
> +#define NIOS2_CPU_NR_IRQS 32
> +/* Reserve 32 additional interrupts for GPIO IRQs */
> +#define NR_IRQS (NIOS2_CPU_NR_IRQS + 32)
Please use sparse irqs. Hardcoded limits tend to work out really bad.
> +#include <linux/init.h>
> +#include <linux/interrupt.h>
> +#include <linux/of.h>
> +
> +asmlinkage void do_IRQ(int hwirq, struct pt_regs *regs)
> +{
> + struct pt_regs *oldregs = set_irq_regs(regs);
> + int irq;
> +
> + irq_enter();
> + irq = irq_find_mapping(NULL, hwirq);
> + generic_handle_irq(irq);
> + irq_exit();
> +
> + set_irq_regs(oldregs);
> +}
> +
> +static void chip_unmask(struct irq_data *d)
> +{
> + u32 ien;
> + ien = RDCTL(CTL_IENABLE);
> + ien |= (1 << d->hwirq);
> + WRCTL(CTL_IENABLE, ien);
So this is UP only, right?
Also why don't you cache the register content so spare the extra read
from the hardware?
Thanks,
tglx
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists