lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Message-ID: <20140721230117.GG11555@pd.tnic> Date: Tue, 22 Jul 2014 01:01:17 +0200 From: Borislav Petkov <bp@...en8.de> To: Andy Lutomirski <luto@...capital.net> Cc: Peter Zijlstra <peterz@...radead.org>, Thomas Gleixner <tglx@...utronix.de>, x86-ml <x86@...nel.org>, lkml <linux-kernel@...r.kernel.org>, Steven Rostedt <rostedt@...dmis.org> Subject: Re: [PATCH] x86, TSC: Add a software TSC offset On Mon, Jul 21, 2014 at 03:43:36PM -0700, Andy Lutomirski wrote: > I have some reason to believe that this is almost an intentional bug > on the part of the BIOS vendor. Hiding SMIs or some other dumb, I-know-how-to-do-stuff-better-than-you BIOS gunk. > IIRC it was actually quite expensive, at least on Sandy Bridge. Hmm, strange. So after the first fence and when you get to retire the second fence, you will have only the RDTSC eligible for retirement and everything that's coming behind it in program order can still go out-of-order. Unless the second fence flushes more stuff. I most likely am missing something. > Maybe AMD is different. > > Anyway, if some future uarch breaks this, I could resurrect my old > hack: do a TSC-dependent load prior to returning. Loads are ordered, > and the hackish load can't be reordered wrt RDTSC due to > data-dependency, so we're in business :) :-) -- Regards/Gruss, Boris. Sent from a fat crate under my desk. Formatting is fine. -- -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists