[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20140725121804.18b05a5d@bbrezillon>
Date: Fri, 25 Jul 2014 12:18:04 +0200
From: Boris BREZILLON <boris.brezillon@...e-electrons.com>
To: jiri.prchal@...ignal.cz
Cc: Bo Shen <voice.shen@...el.com>, nicolas.ferre@...el.com,
linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org,
devicetree@...r.kernel.org
Subject: Re: [PATCH] ARM: at91: at91sam9x5: sets NPCS0 (PA14) back to GPIO
On Fri, 25 Jul 2014 12:06:30 +0200
Jiří Prchal <jiri.prchal@...ignal.cz> wrote:
>
>
> Dne 25.7.2014 v 11:31 Boris BREZILLON napsal(a):
> > On Fri, 25 Jul 2014 11:13:51 +0200
> > Jiří Prchal <jiri.prchal@...ignal.cz> wrote:
> >
> >
> >>>
> >>> Every thing seems in place.
> >>> Could you enable CONFIG_DEBUG_PINCTRL and grep on "enable pin" ?
> >> / # dmesg | grep "enable pin"
> >> [ 0.968750] pinctrl-at91 ahb:apb:pinctrl@...ff400: enable pin 101 as GPIO
> >> [ 0.968750] pinctrl-at91 ahb:apb:pinctrl@...ff400: enable pin 101 as PIOD5 0x20
> >> [ 0.968750] pinctrl-at91 ahb:apb:pinctrl@...ff400: enable pin 100 as GPIO
> >> [ 0.968750] pinctrl-at91 ahb:apb:pinctrl@...ff400: enable pin 100 as PIOD4 0x10
> >> [ 1.238281] pinctrl-at91 ahb:apb:pinctrl@...ff400: enable pin 23 as GPIO
> >> [ 1.238281] pinctrl-at91 ahb:apb:pinctrl@...ff400: enable pin 23 as PIOA23 0x800000
> >> [ 1.238281] pinctrl-at91 ahb:apb:pinctrl@...ff400: enable pin 22 as GPIO
> >> [ 1.238281] pinctrl-at91 ahb:apb:pinctrl@...ff400: enable pin 22 as PIOA22 0x400000
> >> [ 1.242187] pinctrl-at91 ahb:apb:pinctrl@...ff400: enable pin 93 as GPIO
> >> [ 1.242187] pinctrl-at91 ahb:apb:pinctrl@...ff400: enable pin 93 as PIOC29 0x20000000
> >> [ 1.246093] pinctrl-at91 ahb:apb:pinctrl@...ff400: enable pin 14 as GPIO
> >> [ 1.246093] pinctrl-at91 ahb:apb:pinctrl@...ff400: enable pin 14 as PIOA14 0x4000
> >
> >
> > Okay, this cleary shows that PA14 pin is muxed as a GPIO (or at least
> > the driver think it is).
> >
> >
> > Could you launch these commands (you'll need the devmem tool) and
> > paste the results ?
> >
> > #devmem 0xfffff408
> > #devmem 0xfffff418
> > #devmem 0xfffff438
> > #devmem 0xfffff43c
> > #devmem 0xfffff458
> > #devmem 0xfffff468
> > #devmem 0xfffff470
> > #devmem 0xfffff474
> > #devmem 0xfffff498
> >
> / # devmem 0xfffff408
> 0xF0E04018
> / # devmem 0xfffff418
> 0xE0C04000
> / # devmem 0xfffff438
> 0x00C04000
> / # devmem 0xfffff43c
> 0x13FFD7FB
> / # devmem 0xfffff458
> 0x00000000
> / # devmem 0xfffff468
> 0xFF223B4E
> / # devmem 0xfffff470
> 0x0F000000
> / # devmem 0xfffff474
> 0x00000000
> / # devmem 0xfffff498
> 0xFFFFFFFF
>
> I get thought if is possible that in time of probe fm25 (it's first) is not configured PA14 (it 's last)?
Oh, nice catch!
I think you've found the origin of this bug.
Indeed each device is instantiated sequentially and thus when the first
device is probed (CS0) the last one has not requested it's cs_gpio yet
(and PA14 is still assigned to periph A).
Declaring cs-pins and referencing them in pinctrl-0 solves the issue
because in this case all CS pins are requested during controller probe.
--
Boris Brezillon, Free Electrons
Embedded Linux and Kernel engineering
http://free-electrons.com
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists