lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Wed, 10 Sep 2014 04:14:59 -0500 From: <suravee.suthikulpanit@....com> To: <marc.zyngier@....com>, <mark.rutland@....com>, <jason@...edaemon.net> CC: <pawel.moll@....com>, <Catalin.Marinas@....com>, <Will.Deacon@....com>, <tglx@...utronix.de>, <Harish.Kasiviswanathan@....com>, <linux-arm-kernel@...ts.infradead.org>, <linux-pci@...r.kernel.org>, <linux-kernel@...r.kernel.org>, <linux-doc@...r.kernel.org>, <devicetree@...r.kernel.org>, Suravee Suthikulpanit <Suravee.Suthikulpanit@....com> Subject: [PATCH 0/2 V5] irqchip: gic: Introduce ARM GICv2m MSI(-X) support From: Suravee Suthikulpanit <Suravee.Suthikulpanit@....com> This patch set introduces support for MSI(-X) in GICv2m specification, which is implemented in some variation of GIC400. This depends on and has been tested with the following patch set which implements PCI supports for ARM64: * https://lkml.org/lkml/2014/8/12/394 * https://lkml.org/lkml/2014/8/12/361 Changes in V5: * Rebase to git://git.infradead.org/users/jcooper/linux.git irqchip/core Marc Zyngier suggestions: * Only use GICv2m irq_chip for MSI interrupts. * Simplify logic to support multi-MSI in arch/arm64/kernel/msi.c. * Modify gicv2m_setup_msi_irq() to also handle multi-MSI. Mark Rutlan suggestions: * V4 patch set did not support multiple MSI register frame within a GIC. Although, the proposed GICv2m device tree binding should be able to handle the case. Mark was questioning on how we can properly handle this in the code. Therefore, I try to implement this by iterating through the subnodes and look for msi-controller property. Once found, the code parses v2m register frame information and store it in the v2m_list of each gic_chip_data. Jingoo han suggestions: * Misc clean up. Suravee Suthikulpanit (2): irqchip: gic: Add supports for ARM GICv2m MSI(-X) irqchip: gicv2m: Add support for multiple MSI for ARM64 GICv2m Documentation/devicetree/bindings/arm/gic.txt | 39 +++ arch/arm64/kernel/Makefile | 1 + arch/arm64/kernel/msi.c | 41 ++++ drivers/irqchip/Kconfig | 7 + drivers/irqchip/Makefile | 1 + drivers/irqchip/irq-gic-v2m.c | 326 ++++++++++++++++++++++++++ drivers/irqchip/irq-gic.c | 88 ++++--- drivers/irqchip/irq-gic.h | 51 ++++ 8 files changed, 526 insertions(+), 28 deletions(-) create mode 100644 arch/arm64/kernel/msi.c create mode 100644 drivers/irqchip/irq-gic-v2m.c create mode 100644 drivers/irqchip/irq-gic.h -- 1.9.3 -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists