lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  PHC 
Open Source and information security mailing list archives
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Date:	Fri, 19 Sep 2014 15:25:44 -0700
From:	Stephen Boyd <>
To:	Sudeep Holla <>,
	LKML <>
CC:	Heiko Carstens <>,
	Lorenzo Pieralisi <>,
	Greg Kroah-Hartman <>,
	Russell King <>,
	Will Deacon <>,
Subject: Re: [PATCH v4 10/11] ARM: kernel: add support for cpu cache information

On 09/03/14 10:00, Sudeep Holla wrote:
> From: Sudeep Holla <>
> This patch adds support for cacheinfo on ARM platforms.
> On ARMv7, the cache hierarchy can be identified through Cache Level ID
> register(CLIDR) while the cache geometry is provided by Cache Size ID
> register(CCSIDR).
> On architecture versions before ARMv7, CLIDR and CCSIDR is not
> implemented. The cache type register(CTR) provides both cache hierarchy
> and geometry if implemented. For implementations that doesn't support
> CTR, we need to list the probable value of CTR if it was implemented
> along with the cpuid for the sake of simplicity to handle them.
> Since the architecture doesn't provide any way of detecting the cpus
> sharing particular cache, device tree is used fo the same purpose.
> On non-DT platforms, first level caches are per-cpu while higher level
> caches are assumed system-wide.
> Signed-off-by: Sudeep Holla <>
> Cc: Russell King <>
> Cc: Will Deacon <>
> Cc:

Tested-by: Stephen Boyd <>

Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum,
hosted by The Linux Foundation

To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to
More majordomo info at
Please read the FAQ at

Powered by blists - more mailing lists