[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <54243395.902@linaro.org>
Date: Thu, 25 Sep 2014 16:24:05 +0100
From: Daniel Thompson <daniel.thompson@...aro.org>
To: Arnd Bergmann <arnd@...db.de>, Will Deacon <will.deacon@....com>
CC: "linux-arch@...r.kernel.org" <linux-arch@...r.kernel.org>,
"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
"benh@...nel.crashing.org" <benh@...nel.crashing.org>,
"chris@...kel.net" <chris@...kel.net>,
"cmetcalf@...era.com" <cmetcalf@...era.com>,
"davem@...emloft.net" <davem@...emloft.net>,
"deller@....de" <deller@....de>,
"dhowells@...hat.com" <dhowells@...hat.com>,
"geert@...ux-m68k.org" <geert@...ux-m68k.org>,
"heiko.carstens@...ibm.com" <heiko.carstens@...ibm.com>,
"hpa@...or.com" <hpa@...or.com>,
"jcmvbkbc@...il.com" <jcmvbkbc@...il.com>,
"jesper.nilsson@...s.com" <jesper.nilsson@...s.com>,
"mingo@...hat.com" <mingo@...hat.com>,
"monstr@...str.eu" <monstr@...str.eu>,
"paulmck@...ux.vnet.ibm.com" <paulmck@...ux.vnet.ibm.com>,
"rdunlap@...radead.org" <rdunlap@...radead.org>,
"sam@...nborg.org" <sam@...nborg.org>,
"schwidefsky@...ibm.com" <schwidefsky@...ibm.com>,
"starvik@...s.com" <starvik@...s.com>,
"takata@...ux-m32r.org" <takata@...ux-m32r.org>,
"tglx@...utronix.de" <tglx@...utronix.de>,
"tony.luck@...el.com" <tony.luck@...el.com>,
"broonie@...aro.org" <broonie@...aro.org>,
"linux@....linux.org.uk" <linux@....linux.org.uk>,
"thierry.reding@...il.com" <thierry.reding@...il.com>
Subject: Re: [PATCH v3 00/17] Cross-architecture definitions of relaxed MMIO
accessors
On 25/09/14 16:15, Arnd Bergmann wrote:
> On Thursday 25 September 2014 17:07:47 Arnd Bergmann wrote:
>
>> The current version doesn't let you do that, so I'll keel the #ifdef
>> sections separate. This also means that I won't apply your patch 17:
>> we will keep needing the #ifdef to support all three relevant combinations:
>>
>> a) architectures that provide neither and want to get the defaults
>> from asm-generic
>> b) architectures that provide the non-relaxed versions and want tog
>> to get just the relaxed version from asm-generic
>> c) architectures that provide both
>>
>
> And here is the new version I applied:
>
> diff --git a/include/asm-generic/io.h b/include/asm-generic/io.h
> index 508a57257de5..3e976be3bdd4 100644
> --- a/include/asm-generic/io.h
> +++ b/include/asm-generic/io.h
> @@ -174,6 +174,43 @@ static inline void writeq(u64 value, void __iomem *addr)
> #endif /* CONFIG_64BIT */
>
> /*
> + * {read,write}{b,w,l,q}_relaxed() are like the regular version, but
> + * are not guaranteed to provide ordering against spinlocks or memory
> + * accesses.
> + */
> +#ifndef readb_relaxed
> +#define readb_relaxed readb
> +#endif
> +
> +#ifndef readw_relaxed
> +#define readw_relaxed readw
> +#endif
> +
> +#ifndef readl_relaxed
> +#define readl_relaxed readl
> +#endif
> +
> +#ifndef readq_relaxed
> +#define readq_relaxed readq
> +#endif
Not really sure if it matters but this gives a rather surprising
behaviour to #ifdef readq_relaxed given that readq may not be defined.
> +
> +#ifndef writeb_relaxed
> +#define writeb_relaxed writeb
> +#endif
> +
> +#ifndef writew_relaxed
> +#define writew_relaxed writew
> +#endif
> +
> +#ifndef writel_relaxed
> +#define writel_relaxed writel
> +#endif
> +
> +#ifndef writeq_relaxed
> +#define writeq_relaxed writeq
> +#endif
Ditto.
> +
> +/*
> * {read,write}s{b,w,l,q}() repeatedly access the same memory address in
> * native endianness in 8-, 16-, 32- or 64-bit chunks (@count times).
> */
>
>
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists