| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Date: Tue, 07 Oct 2014 16:22:43 +1100 From: Benjamin Herrenschmidt <benh@...nel.crashing.org> To: "Shreyas B. Prabhu" <shreyas@...ux.vnet.ibm.com> Cc: linux-kernel@...r.kernel.org, Paul Mackerras <paulus@...ba.org>, Michael Ellerman <mpe@...erman.id.au>, linuxppc-dev@...ts.ozlabs.org Subject: Re: [PATCH v2 2/5] powerpc: Adding macro for accessing Thread Switch Control Register Just fold that one in the patch that uses that register On Wed, 2014-10-01 at 13:16 +0530, Shreyas B. Prabhu wrote: > Cc: Benjamin Herrenschmidt <benh@...nel.crashing.org> > Cc: Paul Mackerras <paulus@...ba.org> > Cc: Michael Ellerman <mpe@...erman.id.au> > Cc: linuxppc-dev@...ts.ozlabs.org > Signed-off-by: Shreyas B. Prabhu <shreyas@...ux.vnet.ibm.com> > --- > arch/powerpc/include/asm/reg.h | 1 + > 1 file changed, 1 insertion(+) > > diff --git a/arch/powerpc/include/asm/reg.h b/arch/powerpc/include/asm/reg.h > index 0c05059..cb65a73 100644 > --- a/arch/powerpc/include/asm/reg.h > +++ b/arch/powerpc/include/asm/reg.h > @@ -371,6 +371,7 @@ > #define SPRN_DBAT7L 0x23F /* Data BAT 7 Lower Register */ > #define SPRN_DBAT7U 0x23E /* Data BAT 7 Upper Register */ > #define SPRN_PPR 0x380 /* SMT Thread status Register */ > +#define SPRN_TSCR 0x399 /* Thread Switch Control Register */ > > #define SPRN_DEC 0x016 /* Decrement Register */ > #define SPRN_DER 0x095 /* Debug Enable Regsiter */ -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists