| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening PHC | |
|
Open Source and information security mailing list archives
| ||
|
Date: Tue, 14 Oct 2014 00:51:06 +0200 From: Tomasz Figa <tomasz.figa@...il.com> To: Anton Tikhomirov <av.tikhomirov@...sung.com>, 'Vivek Gautam' <gautam.vivek@...sung.com>, linux-usb@...r.kernel.org CC: linux-samsung-soc@...r.kernel.org, linux-omap@...r.kernel.org, devicetree@...r.kernel.org, linux-kernel@...r.kernel.org, gregkh@...uxfoundation.org, balbi@...com, kgene.kim@...sung.com, mark.rutland@....com, pawel.moll@....com, robh+dt@...nel.org, kishon@...com Subject: Re: [PATCH v2 1/4] dwc3: exynos: Add support for SCLK present on Exynos7 Hi Anton, On 13.10.2014 06:54, Anton Tikhomirov wrote: > Hi Vivek, > >> Exynos7 also has a separate special gate clock going to the IP >> apart from the usual AHB clock. So add support for the same. > > As we discussed before, Exynos7 SoCs have 7 clocks to be controlled > by the driver. Adding only sclk is not enough. > I'm quite interested in this discussion. Has it happened on mailing lists? In general, previous SoCs also gave the possibility of controlling all the bus clocks separately, in addition to bulk gates, but there was no real advantage in using those, while burdening the clock tree with numerous clocks. Isn't Exynos7 similar in this aspect? Best regards, Tomasz -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists