| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <543E7C56.3090508@opensource.altera.com> Date: Wed, 15 Oct 2014 08:53:26 -0500 From: Dinh Nguyen <dinguyen@...nsource.altera.com> To: Steffen Trumtrar <s.trumtrar@...gutronix.de>, atull <atull@...nsource.altera.com> CC: Philipp Zabel <p.zabel@...gutronix.de>, <dinh.linux@...il.com>, <grant.likely@...aro.org>, <robh+dt@...nel.org>, <devicetree@...r.kernel.org>, <linux-kernel@...r.kernel.org> Subject: Re: [PATCH] reset: socfpga: use arch_initcall for early initialization On 10/15/14, 5:02 AM, Steffen Trumtrar wrote: > Hi! > > On Tue, Oct 14, 2014 at 01:45:29PM -0500, atull wrote: >> The FPGA bridge driver that I submitted last year handled the following >> things: >> * The bridges might have been brought out of reset in the bootloader. Some >> of the bridges have write-only registers (!) so this information had to >> be passed in DT > > Regmap has infrastructure to handle this. > The current implementation of Alan's bridge driver is using regmap to toggle the reset manager bits. However, that required adding "syscon" to the reset manager's DTS node. By doing this, the reset driver was not able to load. So that's the story behind why I'm looking to convert Alan's bridge driver to use the reset driver. Dinh -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists