lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Wed, 22 Oct 2014 16:23:47 +0200 From: Peter Zijlstra <peterz@...radead.org> To: Alexander Shishkin <alexander.shishkin@...ux.intel.com> Cc: Ingo Molnar <mingo@...hat.com>, linux-kernel@...r.kernel.org, Robert Richter <rric@...nel.org>, Frederic Weisbecker <fweisbec@...il.com>, Mike Galbraith <efault@....de>, Paul Mackerras <paulus@...ba.org>, Stephane Eranian <eranian@...gle.com>, Andi Kleen <ak@...ux.intel.com>, kan.liang@...el.com, adrian.hunter@...el.com, acme@...radead.org Subject: Re: [PATCH v5 12/20] x86: perf: intel_pt: Intel PT PMU driver On Mon, Oct 13, 2014 at 04:45:40PM +0300, Alexander Shishkin wrote: > +/* > + * Capabilities of Intel PT hardware, such as number of address bits or > + * supported output schemes, are cached and exported to userspace as "caps" > + * attribute group of pt pmu device > + * (/sys/bus/event_source/devices/intel_pt/caps/) so that userspace can store > + * relevant bits together with intel_pt traces. > + */ Does it make sense to use that AUX record variable data thing for this instead -- much like what the ARM folks wanted? -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists