[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <5451345B.5000703@gmail.com>
Date: Wed, 29 Oct 2014 19:39:23 +0100
From: Sebastian Hesselbarth <sebastian.hesselbarth@...il.com>
To: unlisted-recipients:; (no To-header on input)
CC: Chris Ball <chris@...ntf.net>,
Ulf Hansson <ulf.hansson@...aro.org>,
Antoine Ténart
<antoine.tenart@...e-electrons.com>, linux-mmc@...r.kernel.org,
devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
linux-kernel@...r.kernel.org
Subject: Re: [PATCH RESEND 10/12] ARM: dts: berlin: Add SDHCI controller nodes
to BG2/BG2CD
On 21.10.2014 11:22, Sebastian Hesselbarth wrote:
> Marvell Berlin BG2 has three, BG2CD just one pxav3 compatible
> sdhci controllers, add them to the corresponding DT SoC
> includes.
>
> Signed-off-by: Sebastian Hesselbarth <sebastian.hesselbarth@...il.com>
Applied the three DT patches to berlin/dt.
Sebastian
> ---
> Cc: Chris Ball <chris@...ntf.net>
> Cc: Ulf Hansson <ulf.hansson@...aro.org>
> Cc: "Antoine Ténart" <antoine.tenart@...e-electrons.com>
> Cc: linux-mmc@...r.kernel.org
> Cc: devicetree@...r.kernel.org
> Cc: linux-arm-kernel@...ts.infradead.org
> Cc: linux-kernel@...r.kernel.org
> ---
> arch/arm/boot/dts/berlin2.dtsi | 34 ++++++++++++++++++++++++++++++++++
> arch/arm/boot/dts/berlin2cd.dtsi | 9 +++++++++
> 2 files changed, 43 insertions(+)
>
> diff --git a/arch/arm/boot/dts/berlin2.dtsi b/arch/arm/boot/dts/berlin2.dtsi
> index 9d7c810ebd0b..504f1add1938 100644
> --- a/arch/arm/boot/dts/berlin2.dtsi
> +++ b/arch/arm/boot/dts/berlin2.dtsi
> @@ -53,6 +53,35 @@
>
> ranges = <0 0xf7000000 0x1000000>;
>
> + sdhci0: sdhci@...000 {
> + compatible = "mrvl,pxav3-mmc";
> + reg = <0xab0000 0x200>;
> + clocks = <&chip CLKID_SDIO0XIN>, <&chip CLKID_SDIO0>;
> + clock-names = "io", "core";
> + interrupts = <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>;
> + status = "disabled";
> + };
> +
> + sdhci1: sdhci@...800 {
> + compatible = "mrvl,pxav3-mmc";
> + reg = <0xab0800 0x200>;
> + clocks = <&chip CLKID_SDIO1XIN>, <&chip CLKID_SDIO1>;
> + clock-names = "io", "core";
> + interrupts = <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>;
> + status = "disabled";
> + };
> +
> + sdhci2: sdhci@...000 {
> + compatible = "mrvl,pxav3-mmc";
> + reg = <0xab1000 0x200>;
> + interrupts = <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>;
> + clocks = <&chip CLKID_NFC_ECC>, <&chip CLKID_NFC>;
> + clock-names = "io", "core";
> + pinctrl-0 = <&emmc_pmux>;
> + pinctrl-names = "default";
> + status = "disabled";
> + };
> +
> l2: l2-cache-controller@...000 {
> compatible = "marvell,tauros3-cache", "arm,pl310-cache";
> reg = <0xac0000 0x1000>;
> @@ -252,6 +281,11 @@
> reg = <0xea0000 0x400>;
> clocks = <&refclk>;
> clock-names = "refclk";
> +
> + emmc_pmux: emmc-pmux {
> + groups = "G26";
> + function = "emmc";
> + };
> };
>
> apb@...000 {
> diff --git a/arch/arm/boot/dts/berlin2cd.dtsi b/arch/arm/boot/dts/berlin2cd.dtsi
> index cc1df65da504..5a19017b5d71 100644
> --- a/arch/arm/boot/dts/berlin2cd.dtsi
> +++ b/arch/arm/boot/dts/berlin2cd.dtsi
> @@ -45,6 +45,15 @@
>
> ranges = <0 0xf7000000 0x1000000>;
>
> + sdhci0: sdhci@...000 {
> + compatible = "mrvl,pxav3-mmc";
> + reg = <0xab0000 0x200>;
> + clocks = <&chip CLKID_SDIO0XIN>, <&chip CLKID_SDIO0>;
> + clock-names = "io", "core";
> + interrupts = <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>;
> + status = "disabled";
> + };
> +
> l2: l2-cache-controller@...000 {
> compatible = "arm,pl310-cache";
> reg = <0xac0000 0x1000>;
>
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists