[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <1414659745.3069.2.camel@pengutronix.de>
Date: Thu, 30 Oct 2014 10:02:25 +0100
From: Philipp Zabel <p.zabel@...gutronix.de>
To: flora.fu@...iatek.com
Cc: Rob Herring <robh+dt@...nel.org>,
Matthias Brugger <matthias.bgg@...il.com>, arm@...nel.org,
Pawel Moll <pawel.moll@....com>,
Mark Rutland <mark.rutland@....com>,
Ian Campbell <ijc+devicetree@...lion.org.uk>,
Kumar Gala <galak@...eaurora.org>,
Russell King <linux@....linux.org.uk>,
Grant Likely <grant.likely@...aro.org>,
devicetree@...r.kernel.org, linux-kernel@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org, srv_heupstream@...iatek.com,
Sascha Hauer <kernel@...gutronix.de>,
Olof Johansson <olof@...om.net>, Arnd Bergmann <arnd@...db.de>
Subject: Re: [PATCH 3/3] ARM: dts: mt8135: Add Reset Controller for MediaTek
SoC
Hi,
Am Donnerstag, den 30.10.2014, 11:12 +0800 schrieb
flora.fu@...iatek.com:
> From: Flora Fu <flora.fu@...iatek.com>
>
> Add reset controller to MT8135 board dts.
>
> Signed-off-by: Flora Fu <flora.fu@...iatek.com>
> ---
> arch/arm/boot/dts/mt8135.dtsi | 22 ++++++++++++++++++++++
> 1 file changed, 22 insertions(+)
>
> diff --git a/arch/arm/boot/dts/mt8135.dtsi b/arch/arm/boot/dts/mt8135.dtsi
> index 90a56ad..0b1ddc9 100644
> --- a/arch/arm/boot/dts/mt8135.dtsi
> +++ b/arch/arm/boot/dts/mt8135.dtsi
> @@ -102,6 +102,28 @@
> clock-names = "system-clk", "rtc-clk";
> };
>
> + infracfg: syscon@...01000 {
> + compatible = "mediatek,mt8135-infracfg", "syscon";
> + reg = <0 0x10001000 0 0x1000>;
> + };
> +
> + pericfg: syscon@...03000 {
> + compatible = "mediatek,mt8135-pericfg", "syscon";
> + reg = <0 0x10003000 0 0x1000>;
> + };
> +
> + infrarst: reset-controller@...01030 {
> + #reset-cells = <1>;
> + compatible = "mediatek,mt8135-infracfg-reset", "mediatek,reset";
> + mediatek,syscon-reset = <&infracfg 0x30 0x8>;
> + };
> +
> + perirst: reset-controller@...03000 {
> + #reset-cells = <1>;
> + compatible = "mediatek,mt8135-pericfg-reset", "mediatek,reset";
> + mediatek,syscon-reset = <&pericfg 0x00 0x8>;
> + };
> +
Since the reset controller driver accesses registers solely through the
syscon regmap, I'd prefer to keep with the device tree control graph
concept and make the reset-controller nodes children of the syscon
nodes. I've brought this up before: https://lkml.org/lkml/2014/5/27/422,
and I think this is another case where child node support for syscon
makes sense:
infracfg: syscon@...01000 {
compatible = "mediatek,mt8135-infracfg", "syscon";
reg = <0 0x10001000 0 0x1000>;
infrarst: reset-controller@30 {
#reset-cells = <1>;
compatible = "mediatek,mt8135-infracfg-reset", "mediatek,reset";
reg = <0x30 0x8>;
};
};
pericfg: syscon@...03000 {
compatible = "mediatek,mt8135-pericfg", "syscon";
reg = <0 0x10003000 0 0x1000>;
perirst: reset-controller@00 {
#reset-cells = <1>;
compatible = "mediatek,mt8135-pericfg-reset", "mediatek,reset";
reg = <0x00 0x8>;
};
};
regards
Philipp
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists