[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <1415087559-19444-1-git-send-email-kever.yang@rock-chips.com>
Date: Tue, 4 Nov 2014 15:52:34 +0800
From: Kever Yang <kever.yang@...k-chips.com>
To: Mike Turquette <mturquette@...aro.org>,
Heiko Stuebner <heiko@...ech.de>
Cc: dianders@...omium.org, sonnyrao@...omium.org,
addy.ke@...k-chips.com, cf@...k-chips.com, fzf@...k-chips.com,
ykk@...k-chips.com, yzq@...k-chips.com, dkl@...k-chips.com,
huangtao@...k-chips.com, Kever Yang <kever.yang@...k-chips.com>,
linux-rockchip@...ts.infradead.org,
linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org
Subject: [PATCH 0/5] clk: rockchip: add full support for HDMI clock on rk3288
we are going to make a clock usage solution for rk3288:
1. CPLL and GPLL always not change after assign init;
2. NPLL default as 500MHz, may used for most scene;
3. NPLL may be changed by VOP(HDMI) clock for some special
frequency requirement.
I test it with rk3288 evb on top of Heiko's clk-for-next
Kever Yang (5):
clk: rockchip: add some clock rate into rate table for rk3288
clk: divider: make clk_divider_recalc/set_rate available
clk: rockchip: introduce the div_ops handling for composite branches
clk: rockchip: add the vop_determine_rate for vop dclock
clk: rockchip: change DCLK_VOP0 to use new COMPOSITE_DIVOPS
drivers/clk/clk-divider.c | 4 +--
drivers/clk/rockchip/clk-rk3288.c | 76 ++++++++++++++++++++++++++++++++++++++-
drivers/clk/rockchip/clk.c | 13 ++++---
drivers/clk/rockchip/clk.h | 24 +++++++++++++
include/linux/clk-provider.h | 4 +++
5 files changed, 114 insertions(+), 7 deletions(-)
--
1.9.1
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists