[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <20141126180828.GN7712@sirena.org.uk>
Date: Wed, 26 Nov 2014 18:08:28 +0000
From: Mark Brown <broonie@...nel.org>
To: Weike Chen <alvin.chen@...el.com>
Cc: Daniel Mack <daniel@...que.org>,
Haojian Zhuang <haojian.zhuang@...il.com>,
Robert Jarzmik <robert.jarzmik@...e.fr>,
linux-arm-kernel@...ts.infradead.org, linux-spi@...r.kernel.org,
linux-kernel@...r.kernel.org,
Andy Shevchenko <andriy.shevchenko@...ux.intel.com>,
Mika Westerberg <mika.westerberg@...ux.intel.com>,
Boon Leong Ong <boon.leong.ong@...el.com>,
Hock Leong Kweh <hock.leong.kweh@...el.com>,
Olof Johansson <olof@...om.net>
Subject: Re: [PATCH 2/2 v4] SPI: spi-pxa2xx: SPI support for Intel Quark X1000
On Wed, Nov 26, 2014 at 02:35:10AM -0800, Weike Chen wrote:
> There are two SPI controllers exported by PCI subsystem for Intel Quark X1000.
> The SPI memory mapped I/O registers supported by Quark are different from
> the current implementation, and Quark only supports the registers of 'SSCR0',
> 'SSCR1', 'SSSR', 'SSDR', and 'DDS_RATE'. This patch is to enable the SPI for
> Intel Quark X1000.
Applied, thanks. Please use subject lines matching the style for the
subsystem.
Download attachment "signature.asc" of type "application/pgp-signature" (474 bytes)
Powered by blists - more mailing lists