[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-id: <5486A948.7010906@samsung.com>
Date: Tue, 09 Dec 2014 13:18:24 +0530
From: Pankaj Dubey <pankaj.dubey@...sung.com>
To: Chanwoo Choi <cw00.choi@...sung.com>,
linux-samsung-soc@...r.kernel.org, linux-kernel@...r.kernel.org
Cc: kgene.kim@...sung.com, mark.rutland@....com, marc.zyngier@....com,
arnd@...db.de, olof@...om.net, catalin.marinas@....com,
will.deacon@....com, s.nawrocki@...sung.com, tomasz.figa@...il.com,
kyungmin.park@...sung.com, inki.dae@...sung.com,
chanho61.park@...sung.com, geunsik.lim@...sung.com,
sw0312.kim@...sung.com, jh80.chung@...sung.com,
a.kesavan@...sung.com, devicetree@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org
Subject: Re: [PATCH 12/19] clk: samsung: exynos5433: Add clocks for CMU_GSCL
domain
Hi Chanwoo,
On Tuesday 02 December 2014 02:19 PM, Chanwoo Choi wrote:
> This patch adds the divider/gate of CMU_GSCL domain which contains gscaler
> clocks.
>
> Cc: Sylwester Nawrocki <s.nawrocki@...sung.com>
> Cc: Tomasz Figa <tomasz.figa@...il.com>
> Signed-off-by: Chanwoo Choi <cw00.choi@...sung.com>
> Acked-by: Inki Dae <inki.dae@...sung.com>
> Acked-by: Geunsik Lim <geunsik.lim@...sung.com>
> ---
> .../devicetree/bindings/clock/exynos5433-clock.txt | 8 ++
> drivers/clk/samsung/clk-exynos5433.c | 144 +++++++++++++++++++++
> include/dt-bindings/clock/exynos5433.h | 37 +++++-
> 3 files changed, 188 insertions(+), 1 deletion(-)
>
[snip]
> }
> CLK_OF_DECLARE(exynos5433_cmu_g3d, "samsung,exynos5433-cmu-g3d",
> exynos5433_cmu_g3d_init);
> +
> +/*
> + * Register offset definitions for CMU_GSCL
> + */
> +#define MUX_SEL_GSCL 0x0200
> +#define MUX_ENABLE_GSCL 0x0300
> +#define MUX_STAT_GSCL 0x0400
> +#define ENABLE_ACLK_GSCL 0x0800
> +#define ENABLE_ACLK_GSCL_SECURE_SMMU_GSCL0 0x0804
> +#define ENABLE_ACLK_GSCL_SECURE_SMMU_GSCL1 0x0808
> +#define ENABLE_ACLK_GSCL_SECURE_SMMU_GSCL2 0x080c
> +#define ENABLE_PCLK_GSCL 0x0900
> +#define ENABLE_PCLK_GSCL_SECURE_SMMU_GSCL0 0x0904
> +#define ENABLE_PCLK_GSCL_SECURE_SMMU_GSCL1 0x0908
> +#define ENABLE_PCLK_GSCL_SECURE_SMMU_GSCL2 0x090c
> +#define ENABLE_IP_GSCL0 0x0b00
> +#define ENABLE_IP_GSCL1 0x0b04
> +#define ENABLE_IP_GSCL_SECURE_SMMU_GSCL0 0x0b08
> +#define ENABLE_IP_GSCL_SECURE_SMMU_GSCL1 0x0b0c
> +#define ENABLE_IP_GSCL_SECURE_SMMU_GSCL2 0x0b10
> +
nit: tabspace after #define should be changed to one whitespace.
> +static unsigned long gscl_clk_regs[] __initdata = {
> + MUX_SEL_GSCL,
> + MUX_ENABLE_GSCL,
> + MUX_STAT_GSCL,
> + ENABLE_ACLK_GSCL,
> + ENABLE_ACLK_GSCL_SECURE_SMMU_GSCL0,
> + ENABLE_ACLK_GSCL_SECURE_SMMU_GSCL1,
> + ENABLE_ACLK_GSCL_SECURE_SMMU_GSCL2,
> + ENABLE_PCLK_GSCL,
> + ENABLE_PCLK_GSCL_SECURE_SMMU_GSCL0,
> + ENABLE_PCLK_GSCL_SECURE_SMMU_GSCL1,
> + ENABLE_PCLK_GSCL_SECURE_SMMU_GSCL2,
> + ENABLE_IP_GSCL0,
> + ENABLE_IP_GSCL1,
> + ENABLE_IP_GSCL_SECURE_SMMU_GSCL0,
> + ENABLE_IP_GSCL_SECURE_SMMU_GSCL1,
> + ENABLE_IP_GSCL_SECURE_SMMU_GSCL2,
> +};
> +
> +/* list of all parent clock list */
> +PNAME(aclk_gscl_111_user_p) = { "fin_pll", "aclk_gscl_111", };
> +PNAME(aclk_gscl_333_user_p) = { "fin_pll", "aclk_gscl_333", };
> +
> +static struct samsung_mux_clock gscl_mux_clks[] __initdata = {
> + /* MUX_SEL_GSCL */
> + MUX(CLK_MOUT_ACLK_GSCL_111_USER, "mout_aclk_gscl_111_user",
> + aclk_gscl_111_user_p, MUX_SEL_GSCL, 4, 1),
> + MUX(CLK_MOUT_ACLK_GSCL_333_USER, "mout_aclk_gscl_333_user",
> + aclk_gscl_333_user_p, MUX_SEL_GSCL, 4, 1),
aclk_gscl_333_user mux clock has a shift of '0'.
> +};
> +
Thanks,
Pankaj Dubey
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists