linux-kernel - Re: [PATCH] irqchip: renesas-intc-irqpin: r8a7779 IRLM setup support

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <20150107171545.GM24989@titan.lakedaemon.net>
Date:	Wed, 7 Jan 2015 12:15:45 -0500
From:	Jason Cooper <jason@...edaemon.net>
To:	Laurent Pinchart <laurent.pinchart@...asonboard.com>
Cc:	Magnus Damm <magnus.damm@...il.com>,
	linux-kernel <linux-kernel@...r.kernel.org>,
	SH-Linux <linux-sh@...r.kernel.org>,
	"Simon Horman [Horms]" <horms@...ge.net.au>,
	Thomas Gleixner <tglx@...utronix.de>
Subject: Re: [PATCH] irqchip: renesas-intc-irqpin: r8a7779 IRLM setup
 support

On Thu, Dec 18, 2014 at 04:39:51AM +0200, Laurent Pinchart wrote:
> Hi Magnus,
> 
> On Thursday 18 December 2014 10:26:27 Magnus Damm wrote:
> > On Thu, Dec 18, 2014 at 6:41 AM, Laurent Pinchart wrote:
> > > On Monday 15 December 2014 14:09:20 Magnus Damm wrote:
> > >> From: Magnus Damm <damm+renesas@...nsource.se>
> > >> 
> > >> Add r8a7779 specific support for IRLM bit configuration
> > >> in the INTC-IRQPIN driver. Without this code we need
> > >> special workaround code in arch/arm/mach-shmobile.
> > >> 
> > >> The IRLM bit for the INTC hardware exists on various
> > >> older SH-based SoCs and is used to select between two
> > >> modes for the external interrupt pins IRQ0 to IRQ3:
> > >> 
> > >> IRLM = 0: (default from reset on r8a7779)
> > >> In this mode the pins IRQ0 to IRQ3 are used together
> > >> to give a value between 0 and 15 to the SoC. External
> > >> logic is required for masking. This mode is not
> > >> supported by the INTC-IRQPIN driver.
> > >> 
> > >> IRLM = 1: (needs this patch or configuration elsewhere)
> > >> In this mode IRQ0 to IRQ3 operate as 4 individual
> > >> external interrupt pins. In this mode the SMSC ethernet
> > >> chip can be used via IRQ1 on r8a7779 Marzen. This mode
> > >> is the only supported mode by the INTC-IRQPIN driver.
> > >> 
> > >> For this patch to work the r8a7779 DTS needs to pass
> > >> the ICR0 register as the last register bank.
> > >> 
> > >> Signed-off-by: Magnus Damm <damm+renesas@...nsource.se>
> > >> ---
> > >> 
> > >>  Same version as sent on December 3rd.
> > >>  
> > >>  Written against renesas-devel-20141202-v3.18-rc7 which is
> > >>  basically v3.18-rc7 plus latest arch/arm/mach-shmobile code.
> > >>  
> > >>  Documentation/devicetree/bindings/interrupt-controller/renesas,intc-irqp
> > >>  in.txt |    5 +
> > >>  drivers/irqchip/irq-renesas-intc-irqpi                |   50 ++++++++--
> > >>  2 files changed, 46 insertions(+), 9 deletions(-)
> > >> 
> > >> ---
> > >> 0001/Documentation/devicetree/bindings/interrupt-controller/renesas,intc-
> > >> ir qpin.txt +++
> > >> work/Documentation/devicetree/bindings/interrupt-controller/renesas,intc-
> > >> irqpin.txt      2014-12-03 20:25:13.000000000 +0900
> > >> @@ -9,6 +9,11 @@
> > >> Required properties:
> > >>      - "renesas,intc-irqpin-r8a7778" (R-Car M1A)
> > >>      - "renesas,intc-irqpin-r8a7779" (R-Car H1)
> > >>      - "renesas,intc-irqpin-sh73a0" (SH-Mobile AG5)
> > >> +
> > >> +- reg: Base address and length of each register bank used by the
> > >> external
> > >> +  IRQ pins driven by the interrupt controller hardware module. The base
> > >> +  addresses, length and number of required register banks varies with
> > >> soctype.
> > > 
> > > Ouch. Ouch. Multiple times. Very much :-/
> > > 
> > > I suppose it's too late to fix the DT bindings ?

Fix?  Is this a change to the reg property (from an undocumented
version)?  Or just adding the reg property?  If the later, then as long
as the driver preserves the old behavior when the reg property isn't
present, we should be good.

If the case was the former, then we need to keep in mind that these are
old SoCs and that this binding is mfgr-specific.  afair from the DT
maintainers, it's acceptable to have a little instability under these
conditions.

> > I don't think it is ever too late, but the question is just how urgent
> > it is to get rid of the Marzen C board code. With the code in this
> > patch queue up we can get rid of the board code. If someone decides to
> > rework the INTC IRQPIN bits then we will have to live with the Marzen
> > code for longer. And if we should do it right and describe the actual
> > hardware, then perhaps we should consider the non-IRQ-pin interrupts
> > included in INTC for some SoCs. So it rapidly gets more complex...
> 
> I don't think there's a need to delay getting rid of Marzen legacy code, my 
> comment wasn't an attempt to delay your efforts :-)
> 
> Looking at the hardware we should have a single INTC DT node, not four. What 
> I'm wondering is whether we could still fix the DT bindings, or if the 
> backward compatibility requirements would make it too painful, especially 
> given that R-Car Gen2 doesn't use INTC.

Please see above.  I'm sure the DT maintainers will chirp up if the
winds have shifted, but I'd rather we do it right if we're breaking
compatibility anyway.

thx,

Jason.
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/