[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20150109163149.GA18076@amd>
Date: Fri, 9 Jan 2015 17:31:49 +0100
From: Pavel Machek <pavel@....cz>
To: Vlastimil Babka <vbabka@...e.cz>
Cc: One Thousand Gnomes <gnomes@...rguk.ukuu.org.uk>,
Andy Lutomirski <luto@...capital.net>,
"Kirill A. Shutemov" <kirill@...temov.name>,
Mark Seaborn <mseaborn@...omium.org>,
kernel list <linux-kernel@...r.kernel.org>
Subject: Re: DRAM unreliable under specific access patern
Hi!
> Then it's also quite trivial to induce cache misses without clflush, using just
> few addresses that map to the same cache set, without having to cycle throuh
> more memory than the cache size is.
Hmm. If you can do "clflush" without "clflush", and result is no more
then 10 times slower than "clflush", you can probably break it. Might
need two DIMMs so that you can use one to flush caches while
row-hammering the other one.
Pavel
--
(english) http://www.livejournal.com/~pavelmachek
(cesky, pictures) http://atrey.karlin.mff.cuni.cz/~pavel/picture/horses/blog.html
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists