| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <20150113155437.GB2419@atomide.com> Date: Tue, 13 Jan 2015 07:54:38 -0800 From: Tony Lindgren <tony@...mide.com> To: Roger Quadros <rogerq@...com> Cc: kishon@...com, nm@...com, balbi@...com, george.cherian@...com, nsekhar@...com, linux-omap@...r.kernel.org, linux-kernel@...r.kernel.org, devicetree@...r.kernel.org Subject: Re: [PATCH v3 3/4] ARM: dts: DRA7: Fix SATA PHY node * Roger Quadros <rogerq@...com> [150113 04:26]: > The sata_ref_clk is a reference clock to the SATA phy. > This fixes SATA malfunction across suspend/resume or when > SATA driver is used as a module. > > Signed-off-by: Roger Quadros <rogerq@...com> Acked-by: Tony Lindgren <tony@...mide.com> > --- > arch/arm/boot/dts/dra7.dtsi | 4 ++-- > 1 file changed, 2 insertions(+), 2 deletions(-) > > diff --git a/arch/arm/boot/dts/dra7.dtsi b/arch/arm/boot/dts/dra7.dtsi > index 22771bc..8d2a635 100644 > --- a/arch/arm/boot/dts/dra7.dtsi > +++ b/arch/arm/boot/dts/dra7.dtsi > @@ -1090,8 +1090,8 @@ > <0x4A096800 0x40>; /* pll_ctrl */ > reg-names = "phy_rx", "phy_tx", "pll_ctrl"; > ctrl-module = <&omap_control_sata>; > - clocks = <&sys_clkin1>; > - clock-names = "sysclk"; > + clocks = <&sys_clkin1>, <&sata_ref_clk>; > + clock-names = "sysclk", "refclk"; > #phy-cells = <0>; > }; > > -- > 2.1.0 > -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists