[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20150121185319.GA4238@Alpha>
Date: Wed, 21 Jan 2015 10:53:20 -0800
From: Nicolin Chen <nicoleotsuka@...il.com>
To: Zidan Wang <zidan.wang@...escale.com>
Cc: timur@...i.org, Xiubo.Lee@...il.com, lgirdwood@...il.com,
broonie@...nel.org, perex@...ex.cz, tiwai@...e.de,
alsa-devel@...a-project.org, linuxppc-dev@...ts.ozlabs.org,
linux-kernel@...r.kernel.org
Subject: Re: [alsa-devel][PATCH 3/3] ASoC: fsl_sai: Add support for Right-J
mode
On Tue, Jan 20, 2015 at 08:21:20PM +0800, Zidan Wang wrote:
> Add Right-J mode and set TCR5 FBT bit to let data right justify.
>
> Signed-off-by: Zidan Wang <zidan.wang@...escale.com>
> - if (sai->is_lsb_first)
> + if (sai->is_lsb_first && sai->is_right_j_mode)
> val_cr5 |= FSL_SAI_CR5_FBT(0);
Are you sure that FBT(0) is correct for right justified mode?
Because the original code is using FBT(0) for the lsb_first
situation and it shouldn't be right justified mode as default.
Nicolin
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists