[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20150122054636.GB7748@Asurada>
Date: Wed, 21 Jan 2015 21:46:37 -0800
From: Nicolin Chen <nicoleotsuka@...il.com>
To: Zidan Wang <b50113@...escale.com>
Cc: Zidan Wang <zidan.wang@...escale.com>, timur@...i.org,
Xiubo.Lee@...il.com, lgirdwood@...il.com, broonie@...nel.org,
perex@...ex.cz, tiwai@...e.de, alsa-devel@...a-project.org,
linuxppc-dev@...ts.ozlabs.org, linux-kernel@...r.kernel.org
Subject: Re: [alsa-devel][PATCH 3/3] ASoC: fsl_sai: Add support for Right-J
mode
On Thu, Jan 22, 2015 at 01:13:46PM +0800, Zidan Wang wrote:
> On Wed, Jan 21, 2015 at 10:53:20AM -0800, Nicolin Chen wrote:
> > On Tue, Jan 20, 2015 at 08:21:20PM +0800, Zidan Wang wrote:
> > > Add Right-J mode and set TCR5 FBT bit to let data right justify.
> > >
> > > Signed-off-by: Zidan Wang <zidan.wang@...escale.com>
> >
> > > - if (sai->is_lsb_first)
> > > + if (sai->is_lsb_first && sai->is_right_j_mode)
> > > val_cr5 |= FSL_SAI_CR5_FBT(0);
> >
> > Are you sure that FBT(0) is correct for right justified mode?
> > Because the original code is using FBT(0) for the lsb_first
> > situation and it shouldn't be right justified mode as default.
> >
> I am not sure about that.
>
> I assume lsb_first as big endian data.
Correct.
> For 16 bit data format, the 2 bytes data will in high address of 4 bytes
> fifo. So the FBT is 16 for left-j and 0 for right-j. But big endian is
> bytes convert not bits convert. It makes me confuse. And send to
> community for help.
Either waiting for Xiubo to test it or asking IC owner for help.
Nicolin
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists