| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Date: Fri, 20 Feb 2015 16:30:54 -0500 From: Stephane Viau <sviau@...eaurora.org> To: dri-devel@...ts.freedesktop.org Cc: linux-arm-msm@...r.kernel.org, linux-kernel@...r.kernel.org, robdclark@...il.com, Stephane Viau <sviau@...eaurora.org> Subject: [PATCH 0/2] drm/msm/mdp5: A couple of fixes The 4th CRTC could not be accessed because of a missing case entry. Also, only flush registers when a CRTC is enabled (and thus a CTL is allocated). This shall fix the cursor move issue that Rob mentioned. Stephane Viau (2): drm/msm: update generated headers (add 6th lm.base entry) drm/msm/mdp5: Avoid flushing registers when CRTC is disabled drivers/gpu/drm/msm/mdp/mdp5/mdp5.xml.h | 15 ++++----------- drivers/gpu/drm/msm/mdp/mdp5/mdp5_crtc.c | 26 +++++++++++++++++++------- 2 files changed, 23 insertions(+), 18 deletions(-) -- Qualcomm Innovation Center, Inc. The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum, a Linux Foundation Collaborative Project -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists