[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <54E6DF09.9060505@gmail.com>
Date: Fri, 20 Feb 2015 01:15:21 -0600
From: Dinh Nguyen <dinh.linux@...il.com>
To: Rob Herring <robherring2@...il.com>,
Dinh Nguyen <dinguyen@...nsource.altera.com>
CC: Russell King - ARM Linux <linux@....linux.org.uk>,
Arnd Bergmann <arnd@...db.de>,
"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
Olof Johansson <olof@...om.net>,
"linux-arm-kernel@...ts.infradead.org"
<linux-arm-kernel@...ts.infradead.org>
Subject: Re: [RESEND PATCH 2/2] arm: socfpga: Set share override bit of the
l2 cache controller
Hi Rob,
On 2/19/15 12:13 PM, Rob Herring wrote:
> On Thu, Feb 19, 2015 at 11:06 AM, <dinguyen@...nsource.altera.com> wrote:
>> From: Dinh Nguyen <dinguyen@...nsource.altera.com>
>>
>> By not having bit 22 set in the PL310 Auxiliary Control register (shared
>> attribute override enable) has the side effect of transforming Normal
>> Shared Non-cacheable reads into Cacheable no-allocate reads.
>>
>> Coherent DMA buffers in Linux always have a Cacheable alias via the
>> kernel linear mapping and the processor can speculatively load cache
>> lines into the PL310 controller. With bit 22 cleared, Non-cacheable
>> reads would unexpectedly hit such cache lines leading to buffer
>> corruption.
>
> You really should be doing this in your bootloader.
>
Can I ask what is your reasoning for doing this in the bootloader? It's
seems like this is such a nice mechanism to do it here.
Dinh
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists