[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20150302170028.GB6976@x1>
Date: Mon, 2 Mar 2015 17:00:28 +0000
From: Lee Jones <lee.jones@...aro.org>
To: Peter Griffin <peter.griffin@...aro.org>
Cc: linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org,
maxime.coquelin@...com, patrice.chotard@...com,
srinivas.kandagatla@...il.com, tj@...nel.org,
linux-ide@...r.kernel.org, devicetree@...r.kernel.org
Subject: Re: [PATCH 2/3] ARM: DT: STi: STiH407: Add sata DT nodes.
On Mon, 02 Mar 2015, Peter Griffin wrote:
> Now that the miphy28lp is upstream, we can add the sata dt nodes
> for stih407 family silicon. This has been tested on b2120 board
> J4 (sata0 channel). These nodes are disabled by default as a
> special mini pci-e to sata daughter board is required which
> isn't shipped with the board.
>
> Signed-off-by: Peter Griffin <peter.griffin@...aro.org>
> ---
> arch/arm/boot/dts/stih407-family.dtsi | 44 +++++++++++++++++++++++++++++++++++
> 1 file changed, 44 insertions(+)
Acked-by: Lee Jones <lee.jones@...aro.org>
> diff --git a/arch/arm/boot/dts/stih407-family.dtsi b/arch/arm/boot/dts/stih407-family.dtsi
> index a57c06e..d526921 100644
> --- a/arch/arm/boot/dts/stih407-family.dtsi
> +++ b/arch/arm/boot/dts/stih407-family.dtsi
> @@ -338,6 +338,50 @@
> };
> };
>
> + sata0: sata@...0000 {
> + compatible = "st,ahci";
> + reg = <0x9b20000 0x1000>;
> +
> + interrupts = <GIC_SPI 159 IRQ_TYPE_NONE>;
> + interrupt-names = "hostc";
> +
> + phys = <&phy_port0 PHY_TYPE_SATA>;
> + phy-names = "ahci_phy";
> +
> + resets = <&powerdown STIH407_SATA0_POWERDOWN>,
> + <&softreset STIH407_SATA0_SOFTRESET>,
> + <&softreset STIH407_SATA0_PWR_SOFTRESET>;
> + reset-names = "pwr-dwn", "sw-rst", "pwr-rst";
> +
> + clock-names = "ahci_clk";
> + clocks = <&clk_s_c0_flexgen CLK_ICN_REG>;
> +
> + status = "disabled";
> + };
> +
> + sata1: sata@...8000 {
> + compatible = "st,ahci";
> + reg = <0x9b28000 0x1000>;
> +
> + interrupts = <GIC_SPI 170 IRQ_TYPE_NONE>;
> + interrupt-names = "hostc";
> +
> + phys = <&phy_port1 PHY_TYPE_SATA>;
> + phy-names = "ahci_phy";
> +
> + resets = <&powerdown STIH407_SATA1_POWERDOWN>,
> + <&softreset STIH407_SATA1_SOFTRESET>,
> + <&softreset STIH407_SATA1_PWR_SOFTRESET>;
> + reset-names = "pwr-dwn",
> + "sw-rst",
> + "pwr-rst";
> +
> + clock-names = "ahci_clk";
> + clocks = <&clk_s_c0_flexgen CLK_ICN_REG>;
> +
> + status = "disabled";
> + };
> +
> st_dwc3: dwc3@...4000 {
> compatible = "st,stih407-dwc3";
> reg = <0x08f94000 0x1000>, <0x110 0x4>;
--
Lee Jones
Linaro STMicroelectronics Landing Team Lead
Linaro.org │ Open source software for ARM SoCs
Follow Linaro: Facebook | Twitter | Blog
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists